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Abstract
The increasing use of mobile networks as the main source of internet connectiv-
ity is creating challenges in the infrastructure. Customer demand is a moving
target and continuous hardware developments are necessary to supply higher
data rates in an environmentally sustainable and cost eﬀective way. This the-
sis reviews and advances the status of realizing wideband and high eﬃciency
power ampliﬁers, which will facilitate improvements in network capacity and
energy eﬃciency.
Several demonstrator PAs are proposed, analyzed, designed, and character-
ized: First, resistive loading at higher harmonics in wideband power ampliﬁer
design suitable for envelope tracking (ET) is proposed. A 40 dBm decade
bandwidth 0.4–4.1 GHz PA is designed, with 10–15 dB gain and 40–62% drain
eﬃciency. Its versatility is demonstrated by digital pre-distortion (DPD) lin-
earized measurements resulting in adjacent channel leakage ratios (ACLR)
lower than −46 dBc for various downlink signals (WCDMA, LTE, WiMAX).
Second, a theory for class-J microwave frequency dynamic load modulation
(DLM) PAs is derived. This connects transistor technology and load network
requirements to enable power-scalable and bandwidth conscious designs. A
38 dBm PA is designed at 2.08 GHz, maintaining eﬃciencies >45% over 8 dB
of output power back-oﬀ (OPBO) dynamic range. From this pre-study a fully
packaged 86-W peak power version at 2.14 GHz is designed. ACLR after DPD
is −46 dBc at a drain eﬃciency of 34%.
For DLM PAs there is a need for varactors with large eﬀective tuning
range and high breakdown voltage. For this purpose, SiC Schottky diode
varactors are developed with an eﬀective tuning range of 6:1 and supporting a
3:1 tuning ratio at 36 V of RF swing. Nonlinear characterization to enable Q-
factor extraction in the presence of distortion is proposed and demonstrated
by multi-harmonic active source- and load-pull, oﬀering insights to tunable
network design.
Third, a method to evaluate and optimize dual-RF input PAs, while cater-
ing to higher harmonic conditions and transistor parasitics, is proposed. The
method is validated by a PA design having a peak power of 44 ± 0.9 dBm and
6 dB OPBO PAE exceeding 45% over a 1–3 GHz bandwidth.
The results in this thesis contribute with a novel device and analysis of
high eﬃciency and wideband PAs, aiding in the design of key components for
future energy eﬃcient and high capacity wireless systems.
Keywords: GaN, energy eﬃciency, HEMT, load modulation, nonlinear mea-
surements, power ampliﬁers, SiC, varactors, wide bandgap technology
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Notations and
abbreviations
Notations
β Normalized transistor output current amplitude
r Relative dielectric constant
η Drain eﬃciency
ΓL Load reﬂection coeﬃcient
ΓS Source reﬂection coeﬃcient
ω0 Reference (angular) frequency
f0 Reference frequency
IDC PA DC supply current
Ids Transistor drain-to-source current
Igs Transistor gate-to-source current
Imax Transistor maximum current
ND Doping concentration
p Output power probability density function
Pout PA RF output power
PDC PA DC power consumption
Vbr Transistor breakdown voltage
VDC PA supply voltage
Vds Transistor drain-to-source voltage
Vgs Transistor gate-to-source voltage
Vknee Transistor knee voltage
XCds Reactance of transistor eﬀective output capacitance
Ropt Class-B output power optimal load resistance
Abbreviations
ACLR Adjacent Channel Leakage Ratio
ALM Active Load Modulation
AM/PM Amplitude Modulation / Phase Modulation
CMOS Complementary MetalOxideSemiconductor
CO2e Carbon-dioxide equivalents
CW Continuous Wave
DC Direct Current
vii
viii
DLM Dynamic Load Modulation
DPD Digital Pre-Distortion
DSM Dynamic Supply Modulation
DUT Device Under Test
EER Envelope Elimination and Restoration
EM Electro-Magnetic
ET Envelope Tracking
FET Field-Eﬀect Transistor
GaAs Gallium-Arsenide
GaN Gallium-Nitride
GSM Global System for Mobile communications
HBT Heterojunction Bipolar Transistor
HEMT High Electron Mobility Transistor
HWR Half-Wave Rectiﬁed (sinusoidal)
IM Intermodulation
IPBO Input Power Back-Oﬀ
LDMOS (Silicon) Laterally Diﬀused Metal Oxide Semiconductor
LINC LInear ampliﬁcation using Nonlinear Components
LSNA Large Signal Network Analyser
LTE Long Term Evolution
LTE-A Long Term Evolution Advanced
MEMS Micro-Electro-Mechanical Systems
MIMO Multiple Input Multiple Output
MMIC Monolithic Microwave Integrated Circuit
MN Matching Network
OPBO Output Power Back-Oﬀ
PA Power Ampliﬁer
PAE Power Added Eﬃciency
PAPR Peak to Average Power Ratio
PCB Printed Circuit Board
PDF Probability Density Function
PWM Pulse Width Modulation
PSD Power Spectral Density
QAM Quadrature Amplitude Modulation
Q-factor Quality factor
RF Radio Frequency
SEM Scanning Electron Microscope
SiC Silicon-Carbide
TLM Transmission/Transfer Line/Length Method
VCO Voltage Controlled Oscillator
VNA Vector Network Analyser
WCDMA Wideband Code Division Multiple Access
WiMAX Worldwide Interoperability for Microwave Access
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Chapter 1
Introduction
1.1 Motivation
The use of wireless technology is changing the lives of people all around the
world. Proven during the Arab spring, mobile phones are a tool of democracy,
allowing people to organize themselves, while documenting and distributing
their uncensored reality to a global audience. In rural areas, not the least in
developing countries, wireless infrastructure can enable communications where
terrain or long distances would otherwise make ﬁxed solutions prohibitively
expensive. In the industrialized world high speed mobile internet access allows
for constant connectivity, providing ﬂexibility both in how we work and how
we play.
Since a couple of years the global number of mobile phone subscriptions
exceeds the human population [1]. Further, as shown in Fig. 1.1, the data
traﬃc in the mobile networks increased by more than an order of magnitude
over the period 2008–2012. This trend is expected to continue at least over
the next four year period. Requiring signiﬁcant bandwidth, more than 50% of
the mobile traﬃc in 2012, was video data [2]. No doubt the rapid consumer
adoption of smartphones and mobile broadband is the driving force behind
this development.
There appear to be at least three key enablers to increased capacity in
future mobile networks. Firstly, an increase in the number of base stations.
Speciﬁcally incorporation of smaller pico-/femto-cell base stations and WiFi
access points to locally serve users and oﬄoad the macro base stations. Sec-
ondly, increased spectrum allocation for mobile communication, either for ac-
commodation of a larger number of users or for carrier aggregation to increase
per-user bandwidth. Lastly, increased spectral eﬃciency by employing MIMO
type architectures to increase capacity by utilizing orthogonalities oﬀered by
multiple antennas. The product of the above listed capacity improvements
potentially implies a thousandfold data rate increase by 2020 [7].
Customer demand is a moving target and deployment of higher capacity
networks is ongoing. Today 4G connections only represent 0.9% of all mobile
connections, but account for 14% of all data traﬃc [2]. However, Fig. 1.1
shows that 2012 was the ﬁrst year that actual data traﬃc was lower than
forecasted in the previous year. This is partly due to operators throttling
1
2 CHAPTER 1. INTRODUCTION
2008 2010 2012 2014 2016 2018
10−2
10−1
100
101
Year
Ex
ab
yt
es
 p
er
 M
on
th
 o
f M
ob
ile
 D
at
a 
Tr
af
fic
 
 
Cisco VNI 2013
Cisco VNI 2012
Cisco VNI 2011
Cisco VNI 2010
Cisco VNI 2009
Figure 1.1: Global mobile data traﬃc forecasts 2009–2013 [2–6]
connection speeds and eliminating unlimited data plans to maintain an even
quality of service [2]. Problematically, as data rates have been increasing,
operator revenue per user has slowly been decreasing [1, 7]. Eﬀectively, for a
sustainable business model, the cost per bit must decrease at the same rate as
the capacity increases. Unlike the operator fragmented spectrum allocation of
today, future infrastructure therefore needs to more intelligently pool resources
to meet capacity targets in a cost eﬀective way [7].
In a breakdown of mobile network operational costs, base station electricity
consumption is reported to be the largest post with an equally large share of
total network carbon footprint in CO2e [1]. The transmitter power ampliﬁer
(PA) consumes a signiﬁcant part of the total base station power, with numbers
reported in the 40% range [8]. Power consumption of supporting functions, e.g.
DC power supplies and cooling systems, scale in relation to the PA ineﬃciency
and can combined claim a similar power share. Improvements in PA energy
eﬃciency are therefore important economically, ecologically, and indirectly in
terms of network capacity and coverage.
1.2 Thesis contributions
This work has focused on the development of theory and technology for de-
sign and realization of energy eﬃcient PAs with wideband performance. Im-
provements in energy eﬃciency targets network operational costs and carbon
footprint. Resulting reduction in DC supply and cooling requirements reduces
the base station form-factor and cost. This enables simpler and less intrusive
deployment of base stations to create denser networks. Wideband PAs allows
for frequency agility and simpliﬁes the technology platform required to cover
the growing mobile spectrum allocations at reduced cost.
Most PAs require speciﬁc reactive conditions at the higher harmonics in
order to achieve high eﬃciency operation. This introduces diﬃculties to imple-
ment PAs with more than an octave of bandwidth. In [A] resistive harmonic
terminations are employed to realize a decade bandwidth GaN PA. Compared
to other modes of operation, this resistive mode of operation oﬀers an ap-
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pealing trade-oﬀ between eﬃciency and bandwidth. Used in conjunction with
envelope tracking (ET) this type of wideband PA could be relevant in modern
multi-band base stations.
One of the main energy issues in PAs for base stations is the high peak-
to-average power ratio (PAPR) of modern spectrally eﬃcient communication
signals. This forces the ampliﬁer to operate in output power back-oﬀ (OPBO)
most of the time, where the eﬃciency typically is low. Varactor-based dynamic
load modulation (DLM) is an interesting concept for OPBO eﬃciency enhance-
ment. A complicating factor in this type of solution is the interplay between
two diﬀerent semiconductor devices, i.e. transistor and varactor. DLM PA
design has therefore tended to be empirical eﬀorts based on transistor load-
pull characterization, limiting fundamental understanding of the architecture
potential. In [B] a theory for DLM based on class-J mode of operation is pre-
sented. This theory enables concrete analysis of varactor technology require-
ments and evaluation of transistor technologies for DLM. Further, it is shown
how varactor-based DLM can simultaneously oﬀer both OPBO eﬃciency en-
hancement and potentially octave bandwidth frequency reconﬁgurability.
Future wireless networks will require a greater diversity in base station
power levels, from macro- to femto-cells. However, not all OPBO eﬃciency
enhancement concepts are easily scaled in output power. In [C] the class-J
DLM theory is applied to scale up the 10-WGaN demonstrator in [B] to realize
a packaged small form-factor 86-W PA. This power level is unprecedentedly
high, surpassing other published varactor-based DLM PAs by nearly an order
of magnitude.
Another compelling OPBO eﬃciency enhancement solution is oﬀered by
dual RF-input PA architectures. The availability of two independent inputs al-
lows for signiﬁcant improvements in eﬃciency compared to single-input imple-
mentations, while providing additional degrees of freedom for post-production
tuning and linearization. A general approach to the analysis of dual-input
PAs is presented in [D]. It is further shown that suitable choice of combiner
topology together with optimum input control can enable OPBO eﬃciency en-
hancement over 100% fractional bandwidth. Proven by a corresponding GaN
PA demonstrator design, this also holds true after discarding common theoret-
ical assumptions of short-circuited higher harmonics and including microwave
transistor parasitics.
All DLM PA designs in this work use SiC varactors speciﬁcally developed
for the purpose. A non-abrupt varactor C(V) is realized by tailored epitaxial
design to support signiﬁcant voltage swing at high tuning factors. Material de-
sign, device layout, fabrication and characterization are covered in [E]. Factors
constraining varactor performance, relating to parasitic eﬀects, are explored
by pushing the limits of material, lithography and layout in [F].
There are interesting prospects to use varactors capable of handling high
power levels in frequency agile circuits. In [G] advanced measurements in
the form of active multi-harmonic source- and load-pull are used to study
varactor nonlinear behavior. A method of extracting varactor Q-factor in
the presence of nonlinear distortion is presented. It is also shown how the
loading at higher harmonics aﬀect varactor performance and that nonlinear
considerations should be made in varactor-based circuit design.
In summary, this thesis has addressed, proposed and demonstrated solu-
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tions relevant to the improvement of capacity and energy eﬃciency in wireless
networks at required lower costs.
1.3 Thesis outline
This thesis is divided into four main parts. In Chapter 2 basic transistor
and PA operation is covered. Benchmarking of transistor technologies and
an overview of wideband PA design follow, with special focus on the resistive
mode of operation in [A]. In Chapter 3 an overview of architectures for trans-
mitter eﬃciency enhancement is presented. This includes varactor-based DLM
for both frequency reconﬁgurability and high power PA realizations [B,C], to-
gether with active load modulation by wideband dual-RF input PAs [D]. In
Chapter 4 epitaxial design, device layout, fabrication, and characterization of
the SiC varactors intended for DLM applications are covered [E-G]. The thesis
is concluded in Chapter 5 with ﬁnal words on directions for future work.
Chapter 2
Power ampliﬁer principles
and wideband design
This chapter presents an overview of PA operational and design principles.
The simpliﬁed transistor model used for theoretical analysis throughout the
thesis work is introduced. The GaN HEMT, being the transistor technology
used in [A-D], is presented and compared to other technologies. Particular
emphasis is put on the XCds/Ropt ratio as a key transistor parameter. A
review of wideband PA design follows, with continuous modes and speciﬁcally
the resistive harmonic terminations in [A] covered.
2.1 Transistor model
Successful PA design is enabled by appropriate use of transistor models. A
complex model that accurately reproduces the transistor behavior is useful
to predict detailed PA performance, e.g. matching, stability, linearity, gain,
eﬃciency and output power. However, a complex model makes quantitative
analysis diﬃcult, for instance when simultaneously optimizing a PA for ef-
ﬁciency and wideband performance. For this reason a simpliﬁed transistor
model, largely based on the treatment in [9], is adopted in [A-D] and described
in this section.
DC output characteristics for a GaN HEMT are shown in Fig. 2.1 (a) and
a simpliﬁed current model in Fig. 2.1 (b). The transistor output current in the
saturated regime is controlled by the gate voltage Vgs. In the simpliﬁed model
the transistor is reduced to a perfectly linear voltage controlled current source,
with constant transconductance and no output conductance. The model is
assumed valid as long as Vds is greater than the transistor knee-voltage Vknee,
corresponding to the voltage where the maximum current Imax is reached. As
an example, for the GaN transistor in Fig. 2.1 (a) a setting of Vknee = 5 V and
Imax = 2.5 A is reasonable. Maximum valid Vds in the model is limited by the
breakdown voltage Vbr, typically in the order of 100–200 V for a pinched GaN
HEMT. Self-heating eﬀects, noted by negative slopes at higher currents in the
real device, is ignored in the simpliﬁed model. This is justiﬁed as high eﬃciency
operation implies avoiding these regions of high DC power dissipation.
5
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Figure 2.1: (a) DC output characteristics for a 3-mm GaN HEMT,
Vgs in steps of 0.25 V from −4 V to 1 V, (b) simpliﬁed transistor
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Figure 2.2: Nonlinear equivalent circuit topology for a HEMT at
microwave frequencies. Extrinsic parasitics depend on the packaging.
Accurate modeling of transistors at microwave frequencies requires consid-
eration of parasitic, reactive and nonlinear elements. More extensive topologies
are found in literature [10], but a fairly representative equivalent circuit topol-
ogy of a microwave HEMT is shown in Fig. 2.2. The transistor current source
is only accessible through a set of parasitic resistances. Speciﬁcally, transis-
tor on-resistance and knee-voltage are related to Rd and Rs. Capacitances
due to charge displacements in the device give rise to reactive currents and
voltages at high frequencies. Further, as these capacitances are nonlinear, re-
active currents are also induced at higher harmonics. The harmonic content of
the intrinsic voltage and current source waveforms aﬀect the transistor output
power and eﬃciency. Appropriate modeling of the transistor nonlinearities is
therefore needed for accurate prediction of microwave performance. Models
often trade accuracy in diﬀerent regions depending on application, e.g. target-
ing the saturated [11] or the linear region [12–14]. The importance of various
parasitics surrounding the intrinsic transistor greatly depend on the packag-
ing or embedding structures used, e.g. bare-die compared to ceramic package
use, or microstrip compared to coplanar embedding. A complete nonlinear
Chalmers/Angelov model is compared with a simpliﬁed model in [B].
A schematic of a typical single-ended PA is shown in Fig. 2.3. Transistor
gate bias and drain supply are provided through the input and load match-
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Figure 2.3: Schematic of a typical single-ended PA.
Figure 2.4: A 15-W GaN HEMT from Cree, Inc. soldered to a ﬁxture
and bonded to gold pads on adjacent PA matching networks [D].
ing networks, respectively. The design of these matching networks aﬀect the
PA output power, eﬃciency and linearity. All PAs designed in [A-D] employ
bare-die transistors. That is, the transistor semiconductor chip is directly sol-
dered to the PA ﬁxture and bondwired to adjacent input and load matching
networks, as shown in Fig. 2.4. To facilitate bondwiring the matching network
substrates are either gold plated [A-C] or have gold pads soldered to them [D].
Packaged transistors are more practical by comparison, allowing for replace-
ment by screwdriver, and are sometimes conveniently pre-matched for certain
frequency bands. However, the pre-matching or parasitics of packaged devices
are not always well documented. Using bare-die transistors reduces the ex-
trinsic parasitics to a minimum of bondwire inductance. Moving the circuit
design closer to the intrinsic device reference planes allows for understanding
and ultimate exploitation of device technology performance. The versatility
of bare-die transistors make them a superior choice in research.
Simpliﬁed modeling of transistor behavior is desirable to enable eﬃcient
theoretical analysis. The simpliﬁed transistor model successfully used in [A-
D] to predict PA bandwidth, load modulation and eﬃciency performance, is
shown in Fig. 2.5. Biased at pinch-oﬀ (class-B) and excited from the gate side
by a sinusoidal signal, the transistor output current is fairly well represented
by a half-wave rectiﬁed (HWR) sinusoidal. The amplitude of this current
waveform is given by a scale factor β = {0, 1}, which is a function of the
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Figure 2.5: Simpliﬁed model of input matched transistor biased at
pinch-oﬀ (class-B).
PA input power. To include some rudimentary but essential reactive eﬀect
in the model, the nonlinear capacitances are lumped together into a single
linear and eﬀective Cds output capacitance
1. The simpliﬁed model does not
directly consider the input network design, other than assuming ideal output
current shaping. However, the value of the eﬀective output capacitance is
typically identiﬁed by large-signal load-pull and is somewhat aﬀected by the
input network design through transistor feedback.
2.2 PA modes of operation
Mode of operation refers to the intrinsic current and voltage waveforms in
and across the transistor current source. The resulting mode of operation is
a product of the transistor driving conditions and the imposing PA matching
network design. After deciding on a suitable transistor model, actual PA design
focuses on the matching networks.
Various modes of operation are presented in literature, e.g. class-A, -AB,
-B, -C, -F, -J [9]. These modes all have diﬀerent merits in terms of eﬃciency,
output power, linearity and gain. Required higher harmonic loading conditions
also diﬀer, e.g. short-circuited, open-circuited, capacitive. Common to all how-
ever, being transconductance modes with HWR-current waveforms at various
conduction angles, is the relative ease of realization with a sinusoidal drive.
Class-F mode in particular has a theoretical eﬃciency of 100%, when consider-
ing an inﬁnite number of harmonics and Vknee = 0. Switch-mode class-E and
class-F−1 also feature ideal eﬃciencies [15], but with an operational principle
assuming binary driving conditions the immediate use in amplitude modulated
spectrally eﬃcient signal transmission is limited until deployed in, for instance,
RF Pulse-Width Modulation (PWM) h or the polar architectures discussed in
Chapter 3.
2.2.1 Class-B theory
In class-B mode, for which the simpliﬁed model in Section 2.1 is suitable,
the current is assumed to be a HWR sinusoidal. The corresponding voltage
waveform is assumed perfectly sinusoidal. Intrinsic time-domain waveforms
and corresponding load lines (current versus voltage) are shown in Fig. 2.6.
These waveforms are utilizing the full voltage and current swing capability
of the transistor, which in turn maximizes the output power in this mode
1Cout would be a more suitable notation, being inﬂuenced also by Cgd and Cgs, but the
notation Cds is used for consistency with existing literature [9]
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Figure 2.6: Left: Class-B mode voltage and current waveforms in
time-domain. Right: equivalent load line.
of operation [9]. There is a duality between waveforms and harmonic load
impedances, where Fourier decomposition of the assumed current (going out
of the transistor) and assumed voltage gives the corresponding harmonic load
impedances. The fundamental load impedance to maximize the output power,
for a drain supply voltage VDC , is given by,
Ropt =
VDC − Vknee
Imax/2
, (2.1)
and VDC = (Vbr + Vknee)/2 if to utilize the full transistor voltage swing capa-
bility and not enter breakdown. The load impedances at all higher harmonics
are zero (short-circuited), which is logical if the output voltage is to be si-
nusoidal. Provided the transistor produces a HWR output current, these are
the intrinsic impedances the load network must present to the current source
through the transistor parasitics.
A ﬁrst estimation of transistor Ropt and eﬀective Cds for matching network
design is possible from (2.1) and small-signal capacitance extraction, respec-
tively. However, real devices [16] and their models [17] exhibit temperature
and dispersion eﬀects when operating in the large-signal regime. For bare-die
transistors with limited package parasitics, identiﬁcation of Ropt and eﬀective
Cds is made from fundamental load-pull characterization with short-circuited
higher harmonics [A-D]. This approach is explained in Fig. 2.7. For added
conﬁdence the procedure is repeated at multiple fundamental frequencies.
Provided proper load network design to intrinsically produce ideal har-
monic conditions, the class-B output power is given by,
Pout =
β2Imax(VDC − Vknee)
4
, (2.2)
with a corresponding DC power consumption equal to,
PDC =
βImaxVDC
π
. (2.3)
This allows for calculation of the eﬃciency η at which DC-power is converted
into RF-power,
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Figure 2.8: Class-B eﬃciency versus output power back-oﬀ, with the
PDF of a 6.7 dB PAPR WCDMA signal for reference.
η =
Pout
PDC
= β
π
4
(VDC − Vknee)
VDC
. (2.4)
The ideal eﬃciency of class-B (Vknee = 0) is calculated to 78.5% at maximum
output power (β = 1). However, when the output power is backed-oﬀ the
eﬃciency decreases and is halved at 6 dB OPBO, as shown in Fig. 2.8. The
probability density function (PDF) of a WCDMA signal is shown in the ﬁgure
for reference. Average eﬃciency ηavg for a given signal PDF function p and
PA eﬃciency characteristic η(Pout) can be calculated as,
ηavg =
∫ Pmax
0
Pout · p(Pout) dPout
∫ Pmax
0
Pout
η(Pout)
· p(Pout) dPout
. (2.5)
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Dropping eﬃciency and high probability of low output power gives ηavg = 25%
for the two characteristics in Fig. 2.8. This highlights the need for enhanced
OPBO eﬃciencies, as modern base stations commonly handle signal PAPRs
in the 6–12 dB range. This problem must be addressed at an architecture level
as discussed in Chapter 3 and is not solvable by any mode of operation.
2.2.2 Harmonic resonators and tuning
The reactive conditions required in PA load network design, e.g. the short-
circuited higher harmonics in class-B, are realized by resonators. At microwave
frequencies in particular, the use of a shunt quarter-wave stub at suitable
electrical length from the transistor output is common to present the required
harmonic impedance. Multiple resonators may be cascaded to handle a ﬁnite
number of harmonics, followed by a fundamental match. In a trade-oﬀ between
losses, physical size and diminishing returns due to modeling inaccuracy, more
than three harmonics are rarely handled in practice. For instance, a GaN
class-F PA with two harmonic resonators is reported with a PAE of 85% at
2 GHz [18].
The mode of operation concept, although useful, is an idealization. Non-
ideal transistor behavior make it impossible to reproduce exact waveforms of a
mode. For this reason the quest for high eﬃciency in narrowband PAs is often
referred to as harmonic tuning. The eﬃciency is optimized by multi-harmonic
source- and load-pull simulations or measurements, with the objective of min-
imizing intrinsic transistor current and voltage waveform overlap. To achieve
the highest possible eﬃciency, due to transistor feedback, this typically be-
comes an iterative procedure between harmonic source- and load-pull. The
PA input and load matching networks are ﬁnally designed to realize the iden-
tiﬁed optimum impedances without consideration to any particular mode of
operation. This type of load-pull based design methodology is equally suitable
when using packaged devices. Harmonically tuned GaN PAs are reported with
80% and 70% PAE at 3.5 and 5.5 GHz, respectively [19].
2.3 Transistor technology
The PA designs in [A-D] exclusively use GaN HEMTs due the excellent power
and high frequency performance oﬀered. Despite the allure, GaN is still an
emerging technology with fundamental reliability and operational problems
related to dispersion [20–25]. It is therefore relevant to review the GaN HEMT
together with other transistor technologies to quantify transistor performance
in terms relevant to the theoretical work presented in this thesis.
2.3.1 GaN HEMTs
The AlGaN/GaN heterostructure and the corresponding GaN HEMT have
been under development for approximately 20 years [26,27]. This heterostruc-
ture of wide bandgap semiconductors forms a two-dimensional electron gas
with high mobility, high saturation velocity and high carrier density without
the need for intentional impurity doping. The combination of good electron
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transport capabilities and high breakdown ﬁeld in GaN compared to com-
mon semiconductors, enables the realization of high voltage, high power, high
frequency transistors. Power densities as high as 40 W/mm have been re-
ported [28]. Signiﬁcant research is also being invested in GaN for power gener-
ation at millimeter frequencies. Recently reported fmax of 400 GHz shows how
GaN may play a part in bridging the THz-gap [29]. For these reasons the GaN
HEMT is an attractive technology for both military and civil wireless appli-
cations [30]. The commendable review of GaN HEMT and MMIC technology
in [31] serves as a useful introduction. There are already commercial suppliers
of high power GaN HEMT devices for low-GHz mobile communication, where
[A,D] and [B,C] use devices from Cree, Inc. (USA) and Mitsubishi Electric,
Co. (Japan), respectively.
2.3.2 Comparing technologies
Typical parameters of various transistor technologies are summarized in Ta-
ble 2.1. At top of the table the GaN HEMT is seen to boast the highest W/mm
power density. A high power density is advantageous as the physical transistor
size is smaller and suﬀers less from distributed eﬀects for a given output power
level. The high Ropt impedance level of GaN, compared to the GaAs technolo-
gies, allows for easier realization of both hybrid and MMIC high power PAs. A
high Ropt is also oﬀered by LDMOS technology, however, at the price of much
higher output capacitance. Realization of reactively matched wideband PAs,
e.g. class-A/B and the resistively terminated PA in [A], relies on matching of
the transistor output capacitance. Shown by Fano, the fractional bandwidth
Δω/ω0 over which a match |Γ| can be provided is fundamentally limited [32].
Applied to PA load matching, this gives,
Δω
ω0
ln
1
|Γ|
≤ π
XCds
Ropt
. (2.6)
The XCds/Ropt ratio, which is independent of device periphery, therefore cap-
tures the bandwidth potential of the transistor technology (a higher ratio is
better). In [B] it is shown that XCds/Ropt limits the maximum frequency
to which eﬃcient class-J DLM can be expected. Likewise, the bandwidth and
OPBO eﬃciency performance of dual-input PAs is closely related to XCds/Ropt
[D]. In Table 2.1 the bandwidth potential of high-power GaN is seen compara-
ble to the low-power GaAs technologies, while the reliable and robust LDMOS,
the workhorse in today’s narrowband base stations, is far behind. The com-
bination of high Ropt and high XCds/Ropt makes GaN exceptional. With
expanding base station spectrum allocations and multi-standard requirements
the pursuit of mature GaN technology for wideband transmitters is under-
standable.
2.4 Wideband PA design
Signiﬁcant research eﬀorts are invested in development of wideband PAs given
the application ﬂexibility they oﬀer, e.g. for use in software deﬁned radio,
electronic warfare, multi-functional radar and mobile communication. For
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Table 2.1: Transistor technology parameters [9], [D].
Pout VDC Imax Cds Ropt XCds/Ropt
(W/mm) (V) (mA/mm) (pF/mm) (Ω·W) ω0 = 1 GHz
GaN HEMT 5.0 30 800 0.3 375 7
Si LDMOS 1.4 28 200 1.0 392 0.6
GaAs pHEMT 0.9 10 350 0.25 51 11
GaAs HBT 0.2 3 250 0.5 5 13
Table 2.2: Wideband 10-W GaN PAs sorted by BW
Ref.
Freq.
(GHz)
BW
(%)
Gain
(dB)
Pout
(dBm)
η
(%)
[43] (2011) 2.15–2.65 21 11–12 40.4–41.8 65–72
[44] (2013) 2.0–4.0 67 12–14 40 40–57
[45] (2011) 0.55–1.1 67 9.5–12 40 65–80
[46] (2010) 1.9–4.3 77 9–11 40–41.8 57–72
[47] (2011) 0.9–2.2 84 10–13 40–43 63–89
[48] (2012) 1.3–3.3 87 10–14 40 60–83
[49] (2012) 0.5–2.0 120 11–16 38–41 42–68
[50] (2011) 0.6–2.4 120 N/A 40–42 57–75
[51] (2009) 0.5–2.5 133 15 39.5–41.3 45–63
[A] (2011) 0.4–4.1 164 10–15 40–42 40–62
[52] (2009) 0.35–8.0 183 8–10 38–40 22–37
energy sensitive applications with high PAPR signals, wideband PAs with
high peak power eﬃciencies are attractive for deployment in OPBO eﬃciency
enhancement architectures such as ET or polar (discussed in Chapter 3).
2.4.1 Comparing techniques
There are various approaches to wideband design. Distributed ampliﬁers can
for instance circumvent the Fano-limit (2.6) and oﬀer multi-decade perfor-
mance, but tend to suﬀer from low transistor power utilization and low eﬃcien-
cies due to ineﬃcient power distribution and high quiescent power consump-
tion [33–36]. Another idea [37] is to use electronically tunable components to
enable wideband frequency reconﬁgurable matching and higher harmonic con-
trol [38–40]. There are successful reconﬁgurable designs reported both in the
UHF [41] and the X-band [42]. The work in this thesis has focused on moder-
ate bandwidths and higher eﬃciencies, a domain where reactive matching is a
suitable approach. Table 2.2 lists a subset of recently published wideband GaN
HEMT PAs. The PAs selected for the survey are in the 10-W and 1–2 GHz
range, resulting in similar impedance levels and a more fair comparison.
The most wideband PAs in Table 2.2, [51,52] and [A], employ Fano-limited
reactive matching. In [52] the transistor is biased in class-A for high linearity.
Load-pull is used on a packaged device to identify fundamental matching ver-
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sus frequency. Resulting eﬃciency is low, given class-A operation, but higher
harmonics need not be considered in the wideband design. The deep class-AB
MMIC design in [51] employs a lossy input match to ﬂatten the gain. A near
50 Ω output impedance facilitates wideband performance, while no consider-
ation is made to the termination of higher harmonics. In [A], as covered in
Section 2.4.2, class-B gate bias and higher than class-B drain voltage enables a
wideband resistive mode of operation. The corresponding load network design
in [A] is simple and automatically handles higher harmonics, giving higher
than class-A eﬃciency.
As mentioned in Section 2.2, high eﬃciency modes require rather speciﬁc
higher harmonic impedances. This inherently limits the eﬃciency bandwidth
of the PA due to the narrowband response of typical harmonic resonators.
However, the relatively recent presentations of continuous modes has changed
this outlook. Starting with [53], it is shown that class-B and class-J are part of
the same waveform family. Transition from one mode to the other, by smoothly
and appropriately changing harmonic impedances, is possible while maintain-
ing high eﬃciency operation. The PA load network should therefore closely
reproduce these continuous impedance trajectories versus frequency for wide-
band high eﬃciency operation. Presentations of other continuous modes have
followed, e.g. class-E [54], class-F [55], class-F3 (class-F with 3rd harmonic
freedom) [56], and class-FJ/F−1 with reactive [57] and lossy 2nd harmonic [58].
Peak voltage swings within some modes approach four times the DC volt-
age, compared to two times in class-B. GaN HEMTs, with breakdown several
times higher than typical operating voltages, are therefore highly suitable for
continuous mode implementation. In [49] continuous class-J is implemented
by brute-force optimization of load network topology parameters while cater-
ing for package parasitics. Two implementations of continuous class-F are
reported in [43,45]. Although not recognized as a continuous implementation,
the work in [47] is an optimization of wideband class-E performance. An en-
gineered transition from one continuous mode (class-F) to another (class-F−1)
is used to extend the eﬃciency bandwidth in [48]. In [50] eﬃciency degrada-
tion in the transition from class-B to class-J mode is mitigated by active 2nd
harmonic injection.
Continuous modes are of course, outside the environment of a load-pull
measurement system [53], impossible to perfectly reproduce in practice. In
general the modes only oﬀer impedance design guidelines and compromises
in terms of output power and eﬃciency must be made. Sensitivity analysis
is important in wideband design, as it is typically more important to avoid
the minima than to hit the maxima over the bandwidth. Empirical wideband
design based on load-pull can therefore be successful [44, 46]. In part such
success may be explained by the presence of continuous modes, relaxing the
strict impedance conditions known from single mode theory, allowing for more
circuit design freedom.
High eﬃciency modes of operation typically require highly reactive higher
harmonic terminations. This poses an obvious bandwidth barrier, as the tran-
sistor is prevented from delivering power at these frequencies by the load
matching network. With the use of reactive second harmonic impedances
the bandwidth in most PAs is therefore constrained to less than one octave.
This limit is extendable by push-pull PAs, common at lower frequencies [9],
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Figure 2.9: Resistive mode of operation in [A]. Left: Voltage and
current waveforms in time-domain when all harmonics are loaded by
Ropt. Right: equivalent load line.
provided availability of high frequency wideband baluns with appropriate odd-
mode impedances [59]. A decade bandwidth GaN push-pull PA with η > 45%
was recently published [60].
2.4.2 Resistive harmonic loading
Presented in [A], results comparable to the best push-pull implementation
are still achievable, in a willing eﬃciency compromise, by reactive matching.
Consider the waveforms in Fig. 2.9, i.e. a HWR current and inverse-HWR
voltage waveform. Here VDC is increased by a factor of (1 − 1/π)/2 = 36%
relative to Vknee for the same output power and peak voltage swing as class-B.
The overlap between current and voltage gives an eﬃciency of η = π2/(8(π −
1)) = 58%. Fourier decomposition of the waveforms shows that all harmonics
are equally loaded resistively by Ropt. This frequency independent loading
condition is convenient. Similar to a class-A PA the load network simply needs
to provide wideband matching of the output capacitance. Any harmonics
falling within the load network bandwidth are thereby properly loaded by
default. Although the 58% eﬃciency is signiﬁcantly lower than in class-B
(78.5%), it is still higher than in class-A (50%). Further, problems of high
quiescent power consumption and rapid eﬃciency roll-oﬀ versus OPBO are
reduced by class-B compared to class-A gate bias. The price to pay is class-B
power gain, which is 6 dB lower compared to class-A.
Based on this principle, a GaN HEMT demonstrator is designed in [A].
The output capacitance is resonated by a simple transmission line structure
together with an RF-grounded drain supply inductor. Given a bare-die imple-
mentation, limited consideration of the drain bondwire inductance transfor-
mation is required. A wideband stepped-impedance Chebychev transformer is
used to implement a wideband load resistance matched to 50 Ω. It is often
found in load-pull that an impedance Rpow, lower than the eﬃciency optimal
Ropt, will provide higher output power (at reduced eﬃciency) [9]. Given that
the wideband transformer inevitably will ripple due to the Fano-limit, it is
here designed to ripple between Ropt and the identiﬁed Rpow. Measured load
network matching is shown in Fig. 2.10 (left).
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Figure 2.10: Measured S-parameters of PA matching circuits over
0.4–4 GHz. Left: load network matching. Right: input network match-
ing with the 55% PAE source-pull contours (PA in compression).
     




3 R
XW
G%
P
)UHTXHQF\*+]
     







η

)UHTXHQF\*+]
     






*D
LQ
G%

)UHTXHQF\*+]
G%23%2
G%23%2
G%23%2
     







3$
(


)UHTXHQF\*+]
Figure 2.11: Static measurement results versus frequency and output
power back-oﬀ.
The input matching is based on source-pull of the transistor with de-
signed load network. A simple stepped-impedance transformer is enough to
hit the overlapping high eﬃciency source-pull regions at diﬀerent frequencies,
as shown in Fig. 2.10 (right). The PA is made conditionally stable around
50 Ω, by the addition of a resistor in the gate feed.
Measurements of the PA were done using an LSNA to capture harmonic
content at input and output. Below 600 MHz, due to LSNA frequency limi-
tations, measurements were complemented by standard powermeter measure-
ments. Results versus frequency are shown in Fig. 2.11. The PA delivers
>10 W of output power over 0.4–4.1 GHz at 2–3 dB compression with drain
eﬃciencies of 40–62%, for a decade of bandwidth. This compares well with
the decade push-pull result in [60] and, in terms of an eﬃciency-bandwidth
trade-oﬀ, the results ﬁt nicely into Table 2.2. Given a limited stability eﬀort
and non-lossy input match, the PA return loss is 2–6 dB over the bandwidth.
Measured harmonic power levels in Fig. 2.12 show the signs of a resistive
mode of operation, with the second harmonic approaching a relatively high
-10 dBc at low frequencies. The general trend is decreasing harmonic power
levels versus frequency. From 2–4 GHz the PA mostly relies on a decent
fundamental match and arbitrary modes of operation, as the second harmonic
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Figure 2.12: Measured (a) 2nd and (b) 3rd harmonic power.
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Figure 2.13: Linearized measurements, output spectra before (red)
and after linearization (black).
falls outside the load network bandwidth.
Modulated measurements on a few frequencies (0.9–3.5 GHz) within the
PA bandwidth give a worst case adjacent channel leakage ratio (ACLR) of -
31 dBc. The raw linearity of the class-B biased PA is not suﬃcient to pass the
tough spectral requirements of wireless communications. After linearization
by digital pre-distortion (DPD) the worst case ACLR is improved to -46 dBc,
suﬃcient to pass the transmission standards. The output spectra before and
after linearization are shown in Fig. 2.13. Signal characteristics with 7.0 and
8.5 dB PAPR result in an average PAE of 29% and 23%, respectively.
After introducing GaN HEMT technology, simpliﬁed transistor modeling,
and the mode of operation concept, the wideband high eﬃciency results of
the resistively loaded PA can be explained. This type of PA may be used
with eﬃciency enhancement architectures (discussed in Chapter 3) to improve
OPBO and average transmitter eﬃciency.
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Chapter 3
High eﬃciency transmitters
This chapter focuses on the realization of high eﬃciency transmitters. In this
report, transmitter refers to the deployment of one or several PAs to amplify
signals while simultaneously meeting linearity requirements, e.g. those in base
stations. High transmitter eﬃciency implies the use of PA OPBO eﬃciency
enhancement techniques. A large plethora of transmitter solutions, to a large
extent enabled by digital processing power, for simultaneously high linearity
and eﬃciency are proposed in literature. Recent state-of-the-art for various
transmitter architectures report rather comparable eﬃciency performance, e.g.
40–50% PAE or overall eﬃciency for common 8–10 dB PAPR signals with 20–
50 MHz bandwidth.
Compared to the simple linear PAs described in the previous chapter, in-
creased transmitter complexity is typically motivated by added value, e.g. in
terms of better eﬃciencies, linearity or wideband performance. However, of
these competitive advantages only linearity is government regulated, making
it non-negotiable. Linearity requirements are diﬀerent depending on the ap-
plication, being diﬀerent in low power handsets compared to high power base
stations and varying with transmitted signal standard, e.g. GSM (−70 dBc
ACLR), WCDMA (−45 dBc ACLR), WiMAX (−30 dBc ACLR) in a base
station. The choice of architecture for an application is based on system
level analysis. For instance by comparing hardware requirements for phase-
only modulation in LINC, quadrature IQ-modulation plus baseband control in
varactor-based DLM [B,C], and double quadrature IQ-modulation in a dual-
RF input PA [D]. A complex architecture requiring power hungry DPD, not
yet salvaged by Moore’s law, may yield worse system performance than a sim-
pler implementation. Trade-oﬀs in hardware complexity and cost, in combi-
nation with varying linearity requirements, somewhat explains and motivates
the diverse transmitter solutions proposed in literature.
Lately, in line with base station development, there is a pursuit of wide-
band eﬃciency enhanced transmitters. With the inclusion of carrier aggrega-
tion in LTE-A, concurrent multi-band operation, resulting in a confusing mix
of frequency and time-domain concepts, is a step beyond typical transmit-
ter architecture analysis. There are successful demonstrations of concurrent
operation, e.g. in ET [61] and multi-band Doherty [62] transmitters. How-
ever, it is for example shown that proper multi-band Doherty design must
19
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Figure 3.1: Class-B load lines at maximum output power and 6 dB
output power back-oﬀ.
consider the combiner behavior also at the inter-band modulation frequencies
[a]. In this thesis and most of literature, wideband therefore refers to CW
performance, i.e. single narrowband transmission enabled over a wide carrier
frequency range. Support for concurrent operation is not implied by default.
The 2% instantaneous bandwidth 2–3 GHz piezo reconﬁgurable PA in [63],
varactor and MEMS band reconﬁgurable Doherty PAs [64, 65], and frequency
reconﬁgurable DLM [66] are examples of this.
The survey of transmitter architectures in this chapter inevitably excludes
some interesting concepts, e.g. combined ET and Doherty [67], all-digital
polar [68], class-S [69, 70], burst-mode [71] and pulsed load modulation [72].
Nevertheless, the most common architectures for eﬃciency enhancement, with
basic principle of operation and literature review of recent research, are pre-
sented in the next few sections. More in-depth descriptions of varactor-based
class-J DLM [B,C] and dual-RF input PAs [D] are also given.
3.1 Eﬃciency enhancement principles
Average PA eﬃciency under bandwidth-limited signal transmission can be
estimated from the signal PDF by (2.5). Given that a base station PA is
operating at 6 dB or deeper OPBO most of the time, where typical eﬃciencies
are low, eﬃciency enhancements at reduced output powers are most essential
to improve average transmitter eﬃciency.
The OPBO ineﬃciency of a class-B PA is illustrated by load lines in Fig. 3.1.
At 6 dB IPBO the transistor gate voltage swing is halved, resulting in a cor-
responding halving of the output current compared to peak power operation.
Given that the PA load resistance is ﬁxed the output voltage swing is also
halved, resulting in 6 dB OPBO and the expected linear class-B behavior.
Inspecting the 6 dB OPBO load line, the reduced eﬃciency is attributed to
an unnecessarily high supply voltage under the reduced voltage swing condi-
tion. Alternatively, the load resistance at this current level is too low, causing
an under-utilization of the device voltage swing capability at the particular
supply voltage.
It may be claimed that all published OPBO eﬃciency enhancement solu-
tions are enabled by either or a combination of the dynamic supply modulation
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Figure 3.2: Output power back-oﬀ eﬃciency enhancement principles,
(a) supply modulation, (b) load modulation.
(DSM) and dynamic load modulation (DLM) principles shown in Fig. 3.2. Un-
der ideal conditions, if the supply voltage is changed so the voltage swing grazes
the knee voltage the transistor eﬃciency can be improved without aﬀecting the
output power (Fig. 3.2 (a)). In a similar manner, if instead the load resistance
is changed to achieve the same grazing eﬀect the eﬃciency is recovered by a
maximization of the voltage swing (Fig. 3.2 (b)). In this later case the out-
put power is not kept constant without simultaneous coordination of load and
output current control. Nevertheless, provided that the supply or load can be
dynamically modulated with the output current at speeds comparable to the
transmitted signal envelope (typical bandwidths in the 10–100 MHz-range),
high PA and transmitter eﬃciencies can be maintained over signiﬁcant OPBO
dynamic range.
Examples of architectures encompassing DSM include ET and polar with
continuously tracking supplies, and LINC popularly equipped with switched
supplies. Load modulation architectures, the focus of this thesis work, en-
compass both varactor-based DLM and active load modulation (ALM), e.g.
Doherty and Chireix. A review and basic operational principles of DSM, DLM,
and ALM architectures are covered in the next few sections.
3.2 Dynamic supply modulation
The basic DSM architecture is shown in Fig. 3.3. One of the main strengths of
DSM is the carrier frequency independent nature of the concept. A wideband
PA caters to the RF bandwidth while the eﬃciency enhancement is oﬄoaded
to a dynamic supply in an elegant separation of OPBO eﬃciency enhancement
from PA operation. Ideally, design of wideband PAs with high peak eﬃciency,
e.g. those based on continuous modes, combined with DSM is suﬃcient to
realize wideband high eﬃciency transmitters. In reality there are many prac-
tical problems associated with DSM, making it an active research area and a
heavily patented ﬁeld [9].
The terminology used throughout literature tends to be inconsistent, with
similar and dissimilar DSM architectures referred to as ET, EER and polar
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Figure 3.3: Dynamic supply modulation (DSM) architecture, e.g.
ET or polar.
transmitters. An eﬀort to clear up these deﬁnitions is found in [73] and adopted
here. In ET the transistor works like a current source, i.e. the way DSM is
illustrated by a class-B PA in 3.2 (a). Changes in the supply level in ET has
limited eﬀect of the PA linearity and output power. In polar the transistor
works like a voltage source, i.e. typically implying saturated or switched oper-
ation [9]. Unlike ET, where the output power is regulated by the input power,
the output power in a polar transmitter is instead modulated by the supply
with the input power held constant. EER, as originally presented by Kahn in
1952 [74], is a speciﬁc application of a polar transmitter with additional signal
processing.
Total transmitter eﬃciency is a product of the supply and PA eﬃciencies.
A typical DC supply is highly eﬃcient. In a DSM transmitter the typical
DC supply is replaced by a dynamic supply (or envelope ampliﬁer) which
should provide all power required by the PA. This power is not restricted to
DC, however, but extends to frequencies several times the transmitted signal
bandwidth. The design of the supply immediately translates into another am-
pliﬁer problem. A review of supply solutions and publications is given in [75]
and a clear trade-oﬀ between peak power handling and bandwidth (slew-rate)
performance is apparent. In literature hybrid supplies with eﬃciencies in the
70-85% range are common, where typically a high eﬃciency low frequency
switched supply is complemented by a low eﬃciency high frequency linear am-
pliﬁer [76–85]. This combination appears to provide the best overall compro-
mise between supply eﬃciency and bandwidth. Alternative supply solutions
include for instance multi-level supplies [86, 87].
There are signiﬁcant diﬀerences in the operation of ET and polar architec-
tures. In polar the output power is proportional to the supply voltage, putting
stringent requirements on accurate supply control to ensure transmitter lin-
earity. Critically, the polar transmitter bandwidth is limited by the supply
bandwidth. This is not the case in ET, where inaccurate tracking can be
accepted, as the linearity can be recovered by input power control. For this
reason ET appears as the common solution in linear high bandwidth signal
transmission. Signiﬁcant research eﬀorts have been focused on input power and
supply control signal shaping to maximize the eﬃciency in ET under reduced
supply slew-rate conditions [78,79,88–94]. Although there are demonstrations
of pure polar [95], hybrid ET-polar transmitters, with the addition of input
power control at low powers, appear to be more common [81,96,97].
One complication in PA design for DSM are detuning eﬀects arising from
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the variable supply operation. A class-AB biased transistor will for instance
move towards class-A eﬃciency when the supply is reduced, due to higher
relative quiescent power consumption. Further, transistor output capacitance
tends to be highly nonlinear versus supply, which detunes the optimum load
matching. In most transistor technologies the output capacitance varies by a
ratio of 1:2–1:4 under DSM, e.g. GaN [81,97], CMOS [80], and LDMOS [98].
This eﬀect is reportedly less severe in GaAs HBT technology [99].
Despite the ideal separation of PA and supply, the best ET performance
is achieved when supply and PA are co-designed. A supply is optimized dif-
ferently depending on requirements, e.g. voltage dynamic range, peak power,
and switching frequency depending on expected signal PDF [100]. In the same
way, due to the detuning eﬀects, the PA can be optimized diﬀerently depend-
ing on the PDF, both in matching trade-oﬀs [81,97,98,101,102] and by input
control shaping [80, 99]. Further, the inability to add bandwidth limiting by-
pass capacitors in the drain bias network, causes stability concerns unless the
PA is designed to consider the output impedance of the supply [73].
DSM has been demonstrated in many demanding applications. For in-
stance, 20-W 10 MHz 9.6 dB PAPR WCDMA signal transmission at 2.14 GHz
with an overall system PAE exceeding 50% [77]. Proving useful in handsets,
with a supply capable of handling battery degradation over time, an overall
system PAE of 32.3% for a 10 MHz 25.8 dBm LTE signal at 2.535-GHz is
reported in [103]. The technique is indeed power scalable to both Watt-level
micro [82] and hundred-Watt macro base stations [86,102]. Signal transmission
bandwidths in the 20 MHz range are also reported [78, 84, 104].
3.2.1 Linear ampliﬁcation using nonlinear components
Linear ampliﬁcation using nonlinear components (LINC), introduced by Cox
in 1974 [105], is not an eﬃciency enhancement technique. However, lossy com-
biner LINC produces interesting results when combined with dynamic supply
techniques. The Chireix ampliﬁer, described in Section 3.4.2, is a predecessor
but an example of LINC using a lossless combiner. While the Chireix is inten-
tionally designed to achieve an ALM eﬀect, most LINC solutions employ lossy
combiners to oppositely ensure no unintentional load modulation. Provided
there is good branch balance, this allows for linear ampliﬁcation by outphasing
two (identical) ampliﬁers, i.e. the output power is set by the outphasing angle.
Transmission ﬁdelity is, due to the isolation, determined by the quality of the
phase modulation, similar to the supply modulation in polar transmitters, and
not by ampliﬁer linearity. Any linear or nonlinear components can therefore
be used in LINC, hence the name.
Employing LINC outphasing at low powers complemented by linear or aux-
iliary ampliﬁcation at peak power can give an interesting compromise between
linearity and eﬃciency [106–108]. In [109] a handset transmitter is imple-
mented with a slow supply to reconﬁgure peak power and improve eﬃciency.
LINC combined with ET allows for eﬃciency enhancement while potentially
reducing supply bandwidth requirements compared to linear ET or saturated
polar [110]. Discrete peak power reconﬁguration is possible by symmetrically
switching ampliﬁers in and out in both LINC branches [111]. In [112] four
parallel LINC branches, in combination with full, half, or disabled supplies,
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Figure 3.4: Varactor-based dynamic load modulation (DLM) archi-
tecture.
enables several output power conﬁgurations.
The LINC eﬃciency drops faster than class-B in OPBO, i.e. versus out-
phasing angle, due to increasingly out-of-phase power combining. However,
saturated and switched ampliﬁer output power decreases with the supply volt-
age. By employing multi-level supplies the outphasing angle can be decreased
for the same output power level, improving the average eﬃciency [113–116].
Methods to optimize the discrete multi-levels for a given PDF are devel-
oped [117]. In an extension, allowing the ampliﬁers to simultaneously have
diﬀerent supply levels enables further reduction in the outphasing angle by
the combination of asymmetric power vectors [118–120]. In [121] discrete RF-
PWM duty-cycle control in combination with asymmetric multi-level LINC
adds additional artiﬁcial power levels to reduce the outphasing angles further.
Eﬃciency enhanced LINC is demonstrated in various technologies, e.g.
CMOS [110, 115, 118, 119] and Bi-CMOS [111]. The 1.95-GHz asymmetric 4-
level GaN transmitter in [120] has 41% overall eﬃciency for a 36-dBm 40-MHz
16-QAM signal with 8 dB PAPR.
3.3 Dynamic load modulation
Despite the schematically close resemblance to DSM, i.e. input power and
baseband control, the DLM architecture in Fig. 3.4 is radically diﬀerent. By
dynamically tuning reactive components in the matching network, typically a
single varactor, the PA eﬃciency is optimized in OPBO. The control voltage
op-amp can be made highly eﬃcient and high-speed given the limited power
requirement. This is the main advantage of DLM compared to DSM, i.e. the
baseband control is by voltage and not by power. Total transmitter eﬃciency
is therefore dominated by the load modulated PA performance. This is also
the complicating factor in DLM design, as the OPBO performance, e.g. high
eﬃciency dynamic range, frequency agility, and instantaneous signal band-
width, are all set by the PA mode of operation and load network complexity.
Involving a varactor semiconductor technology or similar in the PA design,
especially on the high power side of the transistor, is a further complication.
Considerations on tunable component technologies related to DLM are dis-
cussed in Chapter 4, where the development of dedicated SiC Schottky diode
varactors is presented.
The eﬃciency enhancement principle by DLM under class-B operation (Fig.
3.2 (b)) is conceptually simple. Assuming some ﬁxed parasitic output capaci-
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tance, the transistor optimum DLM trajectory follows a constant susceptance
trajectory. Conductance/resistive modulation, however, is not realized with
low complexity using reactive components. Although there are earlier demon-
strations of electronically tuned load networks for output power reconﬁgura-
tion, e.g. [122], some of the ﬁrst DLM results under modulated signal condi-
tions are as recent as 2003 [123]. Here the output capacitance of a MOSFET
is used for approximate conductance tuning in a class-E PA, trading perfect
DLM for a lower complexity load network with a single control voltage. On the
other hand, demonstrated by the GaAs HEMT PA in [124], accurate class-B
DLM requires two varactor controls. The mode of operation is therefore closely
related to the load network complexity. In [B] it is theoretically shown that
high OPBO eﬃciencies are achievable in class-J by pure reactance modulation.
Described in more detail in Section 3.3.1, this enables low-complexity varactor
load networks with a single control voltage [B,C].
DLM is a relatively new architecture and pre-studies by simulation and
load-pull hinted that Watt-level microwave implementations would be possi-
ble [125, 126]. At the time, a record 7-W LDMOS implementation at 1-GHz
followed, approaching DLM like a tuner design problem [127]. In this solution
the DLM matching network is designed in a 50-Ω environment and connected
external to a pre-existing PA. Other publications propose a similar tuner ap-
proach [124,128–130]. However, due to signiﬁcant electrical distance between
PA and tuner, the modular approach suﬀers from bandwidth limitations. En-
abling wider bandwidths, later DLM publications have instead adopted to
integrate the tunability directly in the PA output matching. Corresponding
DLM network design has tended to be entirely empirical and based on load-pull
methods [66, 131–133]. Problematically, this allows for limited understanding
of the DLM operation and how it relates to the choice of load network topology,
e.g. in terms of OPBO performance, bandwidth, power scaling, and varactor
requirements. The class-J DLM theory in [B] is suitable for such analysis.
Similarly, a comprehensive theory for eﬃcient class-E RF-PWM PA design
with DLM is given in [h].
Similar to ET, the transistor in DLM operates like a current source, al-
lowing adjustment of PA linearity and eﬃciency by shaping the input power
and load network control functions. In [134] a simple inverse model, based
on static measurements, is applied for basic transmitter linearization. More
complete DPD methods to meet base station linearity requirements are re-
ported in [135, 136]. The eﬀects of time-misalignment and bandwidth reduc-
tion schemes are reported in [90], where a reduction of the control signal to 2x
the signal bandwidth is found to have negligible eﬀect on the eﬃciency.
DLM has been demonstrated in a variety of applications. Several sub-
W CMOS DLM transmitters utilizing switched capacitors and linearized to
standard have been published [137–139]. Descriptions of both class-D and
class-F DLM PAs are given in [140, 141]. An overall transmitter eﬃciency of
60% with a 3.8 MHz 6.7 dB WCDMA signal is reported for a CMOS-GaN
class-E RF-PWM DLM PA at 2 GHz in [f]. A quad-band PA, between 0.9–
2.1 GHz, with DLM functionality utilizing silicon-on-glass pn-diode varactors
is described in [142]. Octave bandwidth DLM performance is reported in [66],
with 30–45% eﬃciency at 10 dB OPBO over 1–1.9 GHz. A record, by an
order of magnitude, 86-W peak power DLM PA at 2.14 GHz is enabled by the
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power scaling of class-J DLM theory [C]. In [131] a transmitter PAE of 44% is
reported for a bandwidth-upscaled 38 MHz WCDMA-type signal with 6.7 dB
PAPR.
3.3.1 Class-J varactor-based DLM
The class-J mode of operation is interesting for PA implementations at mi-
crowave frequencies, as the inevitable parasitic transistor output capacitance
is utilized to enable high eﬃciency operation [9]. This mode also turns out to
be highly suitable for varactor-based DLM.
Suppose a low-pass ﬁlter is connected directly to the transistor output,
presenting an extrinsic open circuit above the carrier frequency. The intrin-
sic current source, assuming the simpliﬁed transistor model in Section 2.1,
is thereby capacitively loaded by the output capacitance at the higher har-
monics. A few examples of class-J output power and eﬃciencies for diﬀerent
combinations of XCds/Ropt and intrinsic fundamental load are tabulated in [9]
(p. 71). Interestingly, it turns out that class-B output power and eﬃciencies
are still attainable under these conditions, by intrinsic fundamental matching
that includes a reactive component. Mentioned in the previous section, resis-
tive class-B DLM essentially requires a varactor load network with two control
voltages. The prospect of a simpler load modulation alternative motivated the
class-J investigation in [B].
The listing in [9] oﬀers little insight regarding PA behavior under extrinsic
DLM. This is a major contribution in [B], where output power and eﬃciency
contours are calculated for diﬀerent XCds/Ropt versus extrinsic fundamental
load impedance, as shown in Fig. 3.5. These contours expose the required load
network behavior to enable eﬃcient class-J DLM. Optimum DLM trajectories
are marked by the OPBO labels in Fig. 3.5. The peak power load resistance is
seen to increase with the XCds/Ropt ratio. At low ratios (≈ 0.5) the optimum
trajectory immediately bends towards low load resistances, whereas at high
ratios (≈ 4) a curving trajectory is observed. However, at intermediate ratios
(≈ 2) signiﬁcant high eﬃciency OPBO dynamic range is achievable by pure
load reactance modulation.
Presented diﬀerently in [B], there is signiﬁcant overlap between the high
eﬃciency regions of diﬀerent XCds/Ropt. Given that the transistor operating
frequency is proportional to (XCds/Ropt)
−1, a solution for frequency recon-
ﬁgurable DLM appears. After empirically choosing a ﬁxed load resistance
RL = Ropt/2, OPBO and eﬃciency contours versus frequency and load reac-
tance can be calculated, as shown in Fig. 3.6. More than 70% eﬃciency over
6 dB OPBO dynamic range is seen for (XCds/Ropt)
−1 = {0.4, 0.8}, i.e. over
an octave of bandwidth.
For implementation, a load network consisting of a varactor-tunable series
L-C resonator between transistor and RL is a perfect ﬁt, where the bandpass
characteristic conveniently provides increasing impedance at higher harmon-
ics. The octave DLM implementation in [66], empirically designed based on
load-pull, employs a series L-C resonator and appears to operate in class-J.
This type of frequency reconﬁgurable DLM highlights the need for varactors
with high eﬀective tuning range. At the high frequency peak output power
the varactor is tuned at Cmin, where it can handle signiﬁcant RF-swing. How-
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Figure 3.5: Class-J output power and eﬃciency prior to compression
versus fundamental load impedance for diﬀerent XCds/Ropt. Optimum
DLM, keeping high eﬃciency, follows the output power back-oﬀ label
placements.
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Figure 3.6: Output power back-oﬀ eﬃciency versus load network
reactance and inverted XCds/Ropt when RL = Ropt/2, (a) contours,
(b) cross-sections.
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Figure 3.7: Theoretical calculation (dashed) and nonlinear transistor
model simulation (solid) of class-J operation at RL = 17Ω. Eﬃciencies
are listed in the legend (theoretical results in parentheses), (a) intrinsic
waveforms, (b) intrinsic load lines.
ever, at the low frequency peak output power the varactor must be biased
at an increased tuning ratio, where the voltage handling is signiﬁcantly re-
duced. In [66] this is solved by a low supply voltage, reconﬁgured versus fre-
quency. Varactor eﬀective tuning range therefore limits the PA output power
and frequency tunability, further motivating the tailored SiC varactor design
in Chapter 4.
The demonstrator design in [B] is a pre-study for the high power imple-
mentation in [C]. In both circuits the same 0.7-μm gate length GaN HEMT
technology from Mitsubishi Electric, Co. is employed. A nonlinear An-
gelov/Chalmers transistor model of a 3-mm unit-cell is developed based on
pulsed I(V), DC, and multi-bias S-parameter extractions. Good agreement is
observed in the comparison between theoretical and nonlinear transistor model
waveforms, output powers, and eﬃciencies under class-J operation in Fig. 3.7.
This GaN HEMT technology oﬀers XCds/Ropt = 3 at the design frequency of
2.14 GHz and VDC = 30 V.
A schematic of the load network topology adopted in the designs is shown
in Fig. 3.8. The transmission line stubs in the low-pass ﬁlter provide an open
circuit at the second harmonic, while being transparent at the fundamental
frequency. This network therefore provides reactance load modulation at the
transistor reference plane by a shunted varactor, inverted through a quarter
wave line. Indeed, this topology is narrowband, but provides some useful
properties compared to a series L-C realization. The transistor is easily biased
through the load network, as there is no DC-blocking function. Unlike an series
L-C topology, where the output load resistance is dictated by the transistor
technology, the Rp load resistance in this topology is related to the choice of
low-pass ﬁlter Zc. More importantly, this degree of freedom in impedance level
allows for adjustment of the voltage swing over the varactor (parallel with the
load resistance).
Load network parameters for the two designs are shown in Table 3.1. Scal-
ing from 1-cell [B] to 8-cells [C] is straightforward, with RL and XL decreasing
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Figure 3.8: Class-J DLM PA load network for high power scaling.
Table 3.1: Load network parameters
GaN HEMT RL (Ω) XL (Ω) Rp (Ω) Cv (pF) Zc (Ω)
[B] 1-cell (3-mm) 25 15 50 2 x 1.5(3.0) 35
[C] 8-cell (24-mm) 3.125 1.875 12.5 2 x 2 x 3.0 6.25
by a factor of 8. Skipping an output transformer (Rp = 50Ω) the design in
[B] ideally needs an anti-series connection of 1.5 pF varactor devices. Only
3.0 pF devices were available at time of assembly, which reduces the peak out-
put power of the PA by 3 dB. In [C] Rp is reduced to 12.5 Ω to handle the
voltage swing at high output powers. This quarter reduction in Rp requires a
fourfold increase in the eﬀective varactor capacitance, realized by two parallel
3 pF anti-series stacks.
The PA matching networks are realized on substrates with high dielectric
constants (r = 10–150). This allows for downscaling, speciﬁcally to ﬁt the
high power DLM PA into a pre-existing package. Three-dimensional EM sim-
ulations of the transitions between substrates, connected by bondwires, are
made to ensure proper handling of edge eﬀects. This is not critical in [B], con-
sisting of one input and one output substrate in alumina. However, the design
in [C] involves 10 substrates, excluding transistor, varactors, and microchip
capacitors.
A photo of the assembled PA in [B] is shown in Fig. 3.9 together with
measured CW power sweeps at diﬀerent varactor control voltages. Peak out-
put power is 38 dBm, which is 3 dB lower than the expected 41 dBm with
appropriate varactor values. Tuning the varactor control from 30 to 4 V, with
appropriate input power control, enhances the eﬃciency at 8 dB OPBO from
20% to 45%. Observe that the varactors in these designs are biased relative
to the transistor drain, i.e. Vc = 30 V implies a varactor bias of −60 V. The
assembled high power DLM PA in [C] is shown in Fig. 3.10 together with
pulsed measurements of output power and eﬃciency under optimum control
at diﬀerent drain supply voltages. With a 40 V supply the peak output power
is 86 W. Eﬃciency enhancements in the order of 10–15 percentage-units are
observed in OPBO and good agreement with simulations is observed.
Optimum PAE control functions for the PA in [C] are identiﬁed from pulsed
measurements at VDC = 40 V and shown in Fig. 3.11 (a). These functions
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Figure 3.9: DLM PA [B], (a) photo (CuW carrier: 35 mm x 20 mm),
(b) power sweeps at 2.08 GHz for diﬀerent control voltages.
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Figure 3.10: DLM PA [C], (a) photo (package: 40 mm x 20 mm),
(b) measured (solid) and simulated (dotted) eﬃciency at 2.14 GHz for
VDC : 20 V (blue), 30 V (green), 40 V (red), given optimum control.
Power sweeps at Vc − VDC = -60 V (dashed) for reference.
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Figure 3.11: Linearized 86-W DLM transmitter demonstrator
measurements [C], (a) PAE optimum controls at 2.14 GHz and
VDC = 40 V, (b) output spectra for two models.
are ﬁtted by polynomials to form a static inverse model (SIM) of the ampliﬁer
and given as input to the DPD algorithm. A vector switched generalized
memory polynomial (VS-GMP) model is used for behavioral modeling [143].
This type of model allows for diﬀerent behaviors at diﬀerent signal levels,
making it suitable in DLM where control voltage modulation is only active at
high powers [f]. For a 17-W 3.84-MHz WCDMA signal with 6.7 dB PAPR at
2.14 GHz the transmitter eﬃciency is 34%. Spectra are shown in Fig. 3.11 (b),
with a linearized ACLR below -46 dBc to pass spectral requirements.
The demonstrators show the applicability of class-J DLM theory in practi-
cal design, simultaneously proving that DLM architectures are scalable towards
the higher output powers required in macro base stations. Discussed in [B],
eﬃciency numbers below state-of-the-art are mainly attributed to substrate
ohmic losses in the packaged implementation and should be redeemable by
hybrid implementation on lower loss substrates.
3.4 Active load modulation
Active load modulation refers to the use of transistors to realize time-varying
loads for PA OPBO eﬃciency enhancement. This is similar to DLM, except
that active instead of passive devices are used and the load modulation is con-
trolled by RF input power and phase instead of baseband voltage. A strength
of ALM is the familiar use of transistor technology. Exclusive use of active de-
vices also means that all expensive semiconductor components can contribute
to the PA output power. ALM operation is conceptually more complicated
than DLM and design can be challenging. A main complication is that active
devices consume power, implying that high transmitter eﬃciency requires all
incorporated transistors to simultaneously and eﬃciently load modulate each
other versus OPBO. Popular and proven ALM architectures for transmitters
include the Chireix and Doherty topologies. Intricacies of implementations at
microwave frequencies, especially the extension to wide bandwidths, has made
this an active research area over the last decade.
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Figure 3.13: Active load modulation architecture. Current source
amplitude and phase functions versus OPBO are co-designed with the
matching networks.
The ALM principle is explained by the circuit in Fig. 3.12. Currents I1
and I2 are entering a two-port containing a shunted resistive load R, e.g. an
output transformer or the load connected to the PA output. From Kirchhoﬀ’s
law, the current through R is the sum of the port currents and the output
power is given by the in-phase components,
Pout =
R|I1 + I2|
2
2
. (3.1)
Now, the voltage over R is proportional to the complex load current (I1 + I2),
allowing calculation of the impedances Zin1 and Zin2 looking into each port,
Zin1 = R
(
1 +
I2
I1
)
, (3.2)
Zin2 = R
(
1 +
I1
I2
)
. (3.3)
The port impedance expressions are diﬀerent and functions of both currents.
If the current amplitudes and phase relations are modulated over time, so are
the impedances, resulting in an ALM eﬀect. It is important to note that many
combinations of I1 and I2 result in the same output power, but diﬀerent load
modulation. From previous discussions on modes of operation, corresponding
transistor eﬃciency is dictated by the loading of the intrinsic current source.
Addition of intermediate matching networks can ensure that the ALM at R is
transformed to the proper load modulation at the transistor current sources.
The architecture is shown in Fig. 3.13. Successful co-design of matching net-
works and current amplitude and phase functions versus OPBO have resulted
in the well-known Doherty and Chireix architectures [9].
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Figure 3.14: Doherty load modulation matching networks.
3.4.1 Doherty
The ingenious Doherty ampliﬁer was proposed in 1936 [144]. An assumption
of class-B conditions is made, as short-circuited higher harmonics ensures no
complicating or eﬃciency degrading voltage components. Matching networks
to ﬁt into the ALM architecture in Fig. 3.13 are shown in Fig. 3.14. The so
called carrier ampliﬁer provides the I1 current, proportional to the PA output
voltage. At low output powers the other, so called peak ampliﬁer, is turned
oﬀ and Zin1 remains ﬁxed. By proper design the quarter wave line in MN1
transforms this impedance to 2·Ropt. At half the maximum carrier current, i.e.
at 3 dB carrier OPBO and at 6 dB PA OPBO, the carrier reaches full voltage
swing and the PA eﬃciency peaks. The peak ampliﬁer is then turned on to
deliver I2 current. With the peak connected directly to the load, as both I1
and I2 are increasing, the Zin2 impedance decreases from open-circuit to Ropt
at peak power. A 90◦ phase-shift (at the peak input) is applied to the peak
current to ensure in-phase combining and purely resistive load modulation.
The carrier ampliﬁer Zin1 is seen to increase as I2 increases after the peak
kicks in. Mitigating this unwanted eﬀect the quarter wave line inverts the
impedance, instead producing a decrease from 2 · Ropt to Ropt where the PA
eﬃciency peaks again with both carrier and peak working at their maximum
output power.
With ideal current control the Doherty is a linear ampliﬁer. However, im-
plementing the Doherty as a single-ended PA is highly desirable. The required
nonlinear current control functions are therefore approximated in typical tran-
sistor implementations. Power splitting from a single input is followed by ap-
propriate phase delay to the peak ampliﬁer. The carrier is typically class-AB,
while the peak is biased in class-C to control the power turn-on level. Class-C
operation is not ideal, however, as it leads to soft current turn-on by conduc-
tance angle modulation. Commonly the peak device is selected to be larger
than the carrier to provide the required higher current slope. A larger device
implies that uneven power splitting may be necessary, wasting additional input
power when the peak is oﬀ. Design guidelines for eﬃciency and linearity, e.g.
in terms of power splitting, device size selection, and bias, are investigated
in [145–147].
The original Doherty assumes linear sub-ampliﬁer operation. Implemen-
tation of the class-F Doherty, with theoretically higher peak eﬃciencies, is
therefore possible [148, 149]. Even employing saturated class-F−1 ampliﬁers
is possible after theoretical modiﬁcations [150–152]. Other extensions of the
Doherty, adding more sub-ampliﬁers, are reviewed in [153], e.g. in balanced,
parallel, asymmetric/distributed N-way [154–156], and multi-stage [155] con-
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ﬁgurations.
In the quest for wider bandwidth operation, recent eﬀorts have focused on
addressing bandwidth limitations in the microwave Doherty. Bandwidth limi-
tations in compensation elements, e.g. the common use of oﬀset lines and phase
delay lines, are investigated in [157]. Reduction in the output transformer ra-
tio can reportedly improve bandwidth performance [158, 159]. Synthesis of
wideband impedance inverting networks by the real-frequency technique is
investigated in [160]. Bandwidth limitations on absorbing transistor output
capacitances in the impedance inverter is analyzed in [161].
The realization of single-ended Doherty PAs has signiﬁcant merit. However,
the engineering complexity to compensate for nonideal operation, e.g. gate bias
modulation on the class-C peak ampliﬁer [162, 163], encourages reﬂection on
the single-ended motivation. A dual-RF input Doherty, with individual control
of carrier and peak ampliﬁers, allows for closer realization of the original archi-
tecture. Digitally the input power division can be made perfectly eﬃcient with
optimum current control and phase-delay, e.g. for compensation of nonideal
AM/PM and reverse leakage eﬀects. At the cost of increased hardware com-
plexity (e.g. two quadrature IQ-modulators), a dual-input solution can allow
for improved eﬃciency and linearity with increased signal bandwidths [164].
Dual-input Doherty PA bandwidth extension and eﬃciency improvements by
phase-compensation are reported in [165, 166]. Modiﬁcation of the classical
Doherty impedance levels in a dual-input implementation improves the band-
width further [c]. In fact, covered in Section 3.4.3, a dual-input PA with 100%
fractional bandwidth is possible with a diﬀerent combiner topology [D]. This
PA operates like a Doherty in part of the bandwidth.
Doherty PAs achieve excellent performance. A 2.14 GHz triple-input 3-
Way GaN implementation gives a PAE of 53% for a 38 dBm 11.5 dB PAPR
WCDMA signal [154]. Combined with ET a CMOS Doherty for handset appli-
cations achieves a PAE of 39% for a 24 dBm WiMAX signal [167]. The GaN
MMIC implementation in [168] demonstrates 27.5 dBm 10 MHz 256-QAM
with 7.8 dB PAPR at higher than 35% PAE across 6.8-8.5 GHz. At higher
frequencies still, a 23 GHz MMIC realization is reported with 27% PAE for a
22 MHz 256 QAM signal [169]. A 500 W GaN Doherty proves the architec-
ture power scalability [170]. Wideband signal transmission is demonstrated at
3.5 GHz with 40% eﬃciency for a 50 MHz LTE-A signal [171].
3.4.2 Chireix
The Chireix ampliﬁer was conceived in 1935 [172]. Diﬀerent from the transis-
tor current source description adopted in this thesis, operation of the Chireix
assumes transistors acting as constant voltage sources. Given this constant
voltage source assumption, the architecture is suitable for use with heavily
saturated or switched ampliﬁers [9]. Although detailed analysis is compli-
cated, basic operation is intuitive enough. Consider two saturated class-B
ampliﬁers connected to a combiner. These ampliﬁers are susceptible to resis-
tive load modulation. In fact, provided enough saturation the output power
is essentially proportional to the load resistance, with full voltage swing to
ensure high eﬃciency. Now, if the phase between the ampliﬁers is modulated
the load impedances are given by,
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Figure 3.15: Chireix load modulation matching networks.
Zin1 = R(1 + cos(φ) + j sin(φ)) = Z
∗
in2, (3.4)
where φ is the outphasing between I1 and I2 (equal in amplitude) at the R
reference plane. Clearly outphasing results in both resistive and reactive ALM.
Typical matching networks to form a Chireix combiner suitable for microwave
implementation, as suggested in [173], are shown in Fig. 3.15. Quarter wave
impedance inverters ensure decreasing resistive load modulation towards Ropt
at full inphasing and peak power. The reactive contributions, however, cause
eﬃciency degradation. Addition of shunt compensation elements ±B can can-
cel this unwanted eﬀect, but only at a single outphasing angle. The choice
of compensation value therefore aﬀects the eﬃciency characteristic by moving
the point of perfect resistive loading (high eﬃciency) versus OPBO. Optimum
choice of B is therefore dependent on the signal PDF. This theoretically simple
approach to trading peak and OPBO eﬃciencies makes the Chireix technique
highly interesting in transmitters.
In practice, as the Chireix combiner is non-isolating, issues with phase and
amplitude imbalance arise. Analytical analysis of the typical transmission line
implementation reveals that diﬀerent reactive loading of the ampliﬁers is a
main source of nonlinearity [174, 175]. Choice of ampliﬁer mode of operation
also aﬀects the transmitter linearity and this has been studied, e.g. class-
D/E/F are compared in [176], class-AB/F in [177], saturated class-B in [178,
179].
Design of the combiner is central in Chireix research. Analytical trans-
mission line based design equations are given in [174]. Studies of diﬀerent
combiners, e.g. diﬀerently compensated Chireix, lossy hybrid, Wilkinson, and
harmonic suppressing combiners are reported in [180–184]. A general con-
clusion is that better linearity is oﬀered by lossy combiners, especially when
operated oﬀset from center frequency. Various novel Chireix combiners are also
presented, e.g. based on right/left-handed transmission lines [185], coupled-
lines [186], transformers [187], and baluns [188]. Making the combiner re-
conﬁgurable is a reoccurring Chireix theme, e.g. by varactor-based adaptive
power combining [189] and tunable compensation elements [190–192]. Not
surprisingly there are patents to be found [193]. A presentation of lossless
combiner design for four or more outphased ampliﬁers, resulting in multiple
OPBO eﬃciency peaks, is given in [194].
Due to the above mentioned imbalances, it is not always suﬃcient to apply
phase-only pre-distortion in Chireix ampliﬁers [195]. In fact, by switching to
linear operation at the resistive OPBO peak eﬃciency point higher back-oﬀ
eﬃciencies are achievable [190,196,197]. The dual-RF input PA in [D] operates
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Figure 3.16: Doherty-outphasing continuum matching networks,
higher harmonics are assumed short-circuited.
in outphasing mode in parts its bandwidth, i.e. outphasing being a special case
of dual-input control.
Beautiful Chireix eﬃciency curves are demonstrated by class-E at 1 MHz
and 1.95 GHz in [186,198], respectively. CMOS class-D [199,200] and 5 GHz
GaAs MMIC class-F [201] circuits are also reported. The digitally compatible
19-W peak power CMOS-GaN class-E Chireix in [186] gives 42% total trans-
mitter eﬃciency for a 9.6 dB WCDMA signal. Average eﬃciency of 50% for
the same signal is reported for a 90-W peak power GaN implementation [202].
3.4.3 Dual-RF input Doherty-outphasing continuum
In the previous sections the Doherty and Chireix are presented as two suc-
cessful examples of matching network and transistor drive co-design for the
enhancement of back-oﬀ eﬃciency. Similar to the continuous PA modes of
operation (Section 2.4.1), it turns out there is a continuum of co-designs pro-
ducing comparable performance. Mentioned previously, a PA implementation
with two independent RF inputs is advantageous, allowing for frequency op-
timum current control to maximize the eﬃciency enhancement and improve
linearity. This section treats the ideal dual-input Doherty-outphasing contin-
uum described in [203], featuring 100% fractional bandwidth with high average
eﬃciency. The eﬀort in [D] to maintain performance while considering tran-
sistor parasitics and non-ideal higher harmonic conditions is then presented.
A simple way to evaluate proposed ALM matching networks is to record a
large set of output power and corresponding eﬃciency for diﬀerent combina-
tions of transistor current amplitudes (β1 and β2) and relative phase (φ). Some
of these combinations will produce the same output power, but at diﬀerent ef-
ﬁciency. Optimum current control (β1,opt(Pout), β2,opt(Pout), φopt(Pout)), that
maximizes the eﬃciency versus output power with the networks, can then be
identiﬁed. Average eﬃciency, provided optimum control, for a certain signal
PDF can then be estimated using (2.5) to quantify performance. This ap-
proach is adopted in [D] to optimize the networks for wideband performance.
Consider the rather generalized matching networks in Fig. 3.16. Evaluating
the performance of a Doherty realization (θ1 = 90
◦, θ2 = 0
◦, Zc1 = Zc2 = Ropt
and RL = Ropt/2), assuming short-circuited higher harmonics, produces the
output power and eﬃciency cloud in Fig. 3.17 (top left). When increasing
the number of combinations the optimum currents in Fig. 3.16 (bottom left)
converge to reproduce the currents well-known from Doherty theory [9]. Now,
repeating the procedure with the same impedances, but changing the trans-
mission line lengths (θ1 = 114
◦, θ2 = 57
◦) gives the outphasing-type results in
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Figure 3.17: Doherty (left column) and outphasing (right column).
Clouds of eﬃciency and output power results for diﬀerent current am-
plitude and phase combinations (gray dots), with maximized drain
eﬃciency indicated (red lines) under optimum current control.
Fig. 3.17 (right column). Interestingly, although the optimum current control
arguably appears more complicated, high eﬃciency is maintained over a larger
OPBO dynamic range compared to the Doherty. This outphasing functional-
ity is explainable. Making the transmission lines ≈90◦ ±Δ approximates the
addition of Chireix compensation susceptances, with the peak power inphas-
ing angle shifting to φ = θ1 − θ2. Discussed in Section 3.2.1, the eﬃciency
of outphasing drops rapidly in deep back-oﬀ. The optimum control therefore
keeps one transistor turned oﬀ in this region to operate in the more eﬃcient
linear mode. At higher powers the transistors are outphased with equal am-
plitudes, driven to avoid compression (not handled in the simpliﬁed model)
unlike original saturated Chireix. However, this current amplitude modula-
tion conserves input power and simultaneously allows for smooth transition
into linear operation. Observe, however, that the nonlinear optimum current
control will cause signal bandwidth expansion at the PA inputs. It is there-
fore conceivable that a dual-input transmitter becomes limited by the digital
bandwidth. Bandwidth reduction schemes similar to those in ET and DLM
are then applicable, trading eﬃciency for linearity.
Average eﬃciency for a 6.7 dB WCDMA signal, provided optimum current
control, is calculated as function of θ1 and θ2 in Fig. 3.18. It turns out many
combinations of electrical lengths result in high average eﬃciency. For refer-
ence, average eﬃciency for this signal and ideal class-B is calculated to 25% in
Section 2.2.1. In the eﬃciency contours there is diagonal symmetry due to the
symmetry of the matching networks and a periodicity of 180◦ due the periodic
behavior of transmission lines, while the optimum control repeats every 360◦.
All symmetric and periodic solutions equivalent to the Doherty and outphasing
in Fig. 3.17 have been marked for clarity in Fig. 3.18. Observe that the peak
output power remains constant with perfect class-B eﬃciency independent of
the electrical lengths. Now, the electrical length of a transmission line is pro-
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Figure 3.18: Top: average eﬃciency for a WCDMA signal (6.7 dB
PAPR) versus θ1 and θ2, provided optimum current control. Doherty
() and outphasing () solutions equivalent to those in Fig. 3.17 are
marked. Eﬃciency cross-sections are seen to wrap due to periodicity.
Bottom: cross-sections (vertical projection) of average eﬃciency versus
normalized frequency (f/f0) for two circuit realizations.
portional to the operating frequency. The frequency dependent performance
of the PA is therefore captured by drawing a line from the design frequency
(f0) point to the origin. This is done for two choices of θ1 and θ2 in Fig. 3.18.
An intelligent choice of periodic Doherty point (θ1 = 90
◦, θ2 = 180
◦) makes
the PA pass through two outphasing points. This forms a Doherty-outphasing
continuum with more than 65% average eﬃciency over 100% fractional band-
width. For reference, the eﬃciency bandwidth for the usual Doherty point
(θ1 = 90
◦, θ2 = 0
◦) is seen to be signiﬁcantly lower. Observe that the band-
width of a single-ended Doherty, without frequency optimum current control,
is narrower still.
The Doherty-outphasing continuum results are both high eﬃciency and
wideband. However, the results are calculated under the assumption of short-
circuited higher harmonics. From the discussion on wideband design in Sec-
tion 2.4, this is a practical impossibility for large bandwidths. Further, there is
no consideration to microwave transistor parasitics, such as the output capac-
itance, which inevitably will aﬀect performance. The idea in [D] is to include
transistor parasitics and calculate the proper frequency dependent response of
the matching networks at the higher harmonics. This is done by a linear multi-
harmonic calculation method solving, using the simpliﬁed transistor model in
Section 2.1, voltage waveforms, output power and eﬃciency. Proposed match-
ing networks to include basic transistor parasitics, i.e. output capacitance and
drain bondwire inductance, are shown in Fig. 3.19.
The matching networks are optimized in a brute force evaluation of a
large number of realizations. Speciﬁcally, performance of the 14 million non-
degenerate combinations of the parameters in Table 3.2 are evaluated in [D]
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Figure 3.19: Proposed matching networks incorporating transistor
parasitics, with no assumption of higher harmonic short-circuits.
Table 3.2: Circuit parameter combinations.
XCds1/2 @ f0 (Ropt) Zc1/2 & RL (Ropt) θ1/2 @ f0 (
◦) XL1/2 @ f0 (Ropt)
1, 2, ..., 6 0.25, 0.5, 1, 2, 4 0, 5, ..., 180 0.125, 0.25
for f/f0 = 1–3 at 11 frequency points and 5048 output current conditions.
After solving the waveforms the output power and average eﬃciency is eval-
uated under varying signal PAPR and supply conditions. These calculations
run on a computing cluster (C3SE), where a single processor core solves 140
circuits per minute, occupying 70 cores for a total of 24 hours. Results are
then post-processed to identify the highest performing circuits. A constraint
on maximum output power variation of 2 dB is imposed as the circuits are
sorted by highest minimum average eﬃciency for a given bandwidth.
Performance of a few interesting circuit realizations are shown in Fig. 3.20,
with network parameters listed in Table 3.3. Empirical investigation indicates
that wideband and high PAPR performance correlates with high transistor
XCds/Ropt. Similar to the ideal continuum, circuit-A features more than 100%
fractional bandwidth.
Implementation of the circuit-A GaN demonstrator in [D] is straightfor-
ward, as all parasitics and higher harmonics are catered for. The load network
simply consists of two transmission lines connected to a broadband stepped-
impedance transformer to 50 Ω. Wideband input matching is more empirical,
however, to ensure stability without sacriﬁcing high frequency gain. Theoret-
ical performance of the circuit is shown in Fig. 3.21 and compares well with
Table 3.3: Circuit (A-D) parameters and eﬃciency performance
Circuit Signal (PAPR) XCds/Ropt Zc1/Ropt Zc2/Ropt θ1 θ2
@ f0 @ f0 @ f0
A WCDMA (6.7 dB) 6.0 1.0 1.0 31◦ 73◦
B WCDMA (6.7 dB) 1.0 1.0 1.0 5◦ 25◦
C LTE (9 dB) 6.0 0.5 1.0 135◦ 60◦
D LTE (9 dB) 1.0 0.5 1.0 10◦ 20◦
Circuit XL/Ropt RL/Ropt Vds2/Vds1 ηavg > 50%
@ f0 BW (%)
A 0.125 0.5 1.0 108
B 0.25 0.25 0.7 56
C 0.125 0.5 0.7 58
D 0.25 0.25 0.5 42
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Figure 3.20: Average eﬃciency and output power versus frequency
for the circuits in Table 3.3 provided optimum current control.
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Figure 3.21: Comparing average eﬃciency of layout-ready PA simu-
lation and theoretical calculations for a 6.7 dB PAPR WCDMA signal.
layout-ready simulation of the GaN demonstrator. This proves the useful-
ness of the simpliﬁed transistor model and linear multi-harmonic calculation
approach. Further, it shows that 100% fractional bandwidth with signiﬁcant
back-oﬀ eﬃciency enhancement is possible in a practical dual-input realization.
Accurate characterization of the dual-input PA is enabled by vector mod-
ulators to adjust input powers and relative phase. A large signal network an-
alyzer (LSNA) is used to monitor the waves at the PA input reference planes.
Shown in Fig. 3.22, sweeping diﬀerent input power conditions produces a cloud
of PAE versus output power and the optimum driving conditions can be iden-
tiﬁed. This optimum control can diﬀer signiﬁcantly from the theoretical pre-
dictions, requiring phase compensation due to nonlinear transistor eﬀects, e.g.
transistor feedback and AM/PM. Not all simulated points have been measured,
but good agreement is observed in the optimum PAE behaviors.
A summary and comparison of simulated and measured PA performance at
peak power and 6 dB OPBO is shown in Fig. 3.23. Measured maximum output
power is 44 ± 0.9 dBm from 1–3.1 GHz, which is approximately 0.5 dB lower
than simulated. Corresponding drain eﬃciencies are 68–45%, where the mini-
mum at 1.7 GHz is stronger compared to the simulation. At 6 dB OPBO the
3.4. ACTIVE LOAD MODULATION 41
    




2XWSXWSRZHUG%P
3$
(


*+]
    




2XWSXWSRZHUG%P
3$
(


*+]
    




2XWSXWSRZHUG%P
3$
(


*+]
    




2XWSXWSRZHUG%P
3$
(


*+]
    




2XWSXWSRZHUG%P
3$
(


*+]
    




2XWSXWSRZHUG%P
3$
(


*+]
(a)
    




2XWSXWSRZHUG%P
3$
(

*+]
    




2XWSXWSRZHUG%P
3$
(

*+]
    




2XWSXWSRZHUG%P
3$
(

*+]
    




2XWSXWSRZHUG%P
3$
(

*+]
(b)
Figure 3.22: PAE versus output power for diﬀerent input con-
ditions and frequencies. Maximized PAE shown as red lines, (a)
layout-ready simulations, (b) measurements and photo of ampliﬁer
(166 mm x 81 mm).
drain eﬃciencies are 68–48% and speciﬁcally 53% at 1.7 GHz. For modulated
signal transmission the eﬃciency at OPBO is more critical than at maximum
power. The measured gain is generally higher than simulated up to 3 GHz
and the PAE at 6 dB OPBO exceeds 45% over the 1–3 GHz bandwidth. Un-
fortunately, a discrepancy between measured and simulated PA S-parameters
at high frequencies indicates a problem with the realized input matching net-
work. This causes an abrupt drop in the gain above 3 GHz, preventing contin-
ued characterization due to lack of suﬃcient pre-drivers. However, even when
limited to a 1–3 GHz bandwidth, the PA in [D] is one of the most wideband
back-oﬀ eﬃciency enhanced PAs reported to date.
Similar to the class-J DLM results, the dual-input PA demonstrator proves
the validity of simpliﬁed transistor modeling and calculations methods for
wideband eﬃciency enhanced design. The hardware implementations of these
architectures are rather diﬀerent, suggesting the solutions are complementary
and can co-exist, with the choice of architecture depending on system speciﬁc
requirements. It should be emphasized, however, that the results in this thesis
are ﬁrst eﬀorts. The full potential of these architectures is yet to be realized.
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Figure 3.23: PA performance under optimum input power condi-
tions, (a) layout-ready simulations, (b) measurements.
Chapter 4
SiC varactors for dynamic
load modulation
A critical part in DLM is the tunable component technology. The technology
must allow for fast modulation and be capable of handling the power levels
at the PA output. To ensure justiﬁable eﬃciency enhancement the technology
simultaneously needs to be low loss. Diﬀerent tunable components feature
in DLM publications, e.g. pn-diodes [127, 142], MOS transistors [123, 131],
switched CMOS capacitors [66, 137,139], and capacitor banks [141].
Wide bandgap materials such as SiC, with high critical electric ﬁeld, are es-
pecially suitable for varactor applications [204]. Further, as concretized by the
class-J DLM theory in Section 3.3.1, varactor eﬀective tuning range limits the
power handling and frequency tunability of DLM transmitters. SiC Schottky
diode varactors speciﬁcally tailored with large eﬀective tuning range for DLM
applications are therefore developed as part of this thesis work [E,F]. These
devices have been successfully used in DLM PA [B,C,h], impedance tuner [g]
and phase-shifter [d] circuits.
This chapter therefore shifts focus from ampliﬁers and transmitters to semi-
conductor technology. First, varactor considerations in microwave power appli-
cations and the beneﬁts of wide bandgap SiC material properties are covered.
Based on [E,F], epitaxial design decisions, device layout, fabrication process
development, physical device modeling, DC and small-signal device character-
ization are presented. Nonlinear varactor characterization by multi-harmonic
active source- and load-pull and considerations for high power tunable circuit
design follows [G].
4.1 Microwave power varactors
The most common varactor ﬁgure of merit is the Q-factor, which measures
the ratio between electrically stored power and power loss in the device [205].
An ideal varactor is purely reactive with inﬁnite Q-factor. For the intrinsic
Schottky varactor the small-signal Q-factor is given by,
Qlinear(V ) =
1
2πf0Rdrift(V )Cdepl(V )
, (4.1)
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Figure 4.1: Example C(V) for a uniformly doped varactor.
where f0 is the fundamental excitation frequency, Cdepl(V ) the depletion ca-
pacitance, Rdrift(V ) the drift resistance through the undepleted part of the
epi, and negligible leakage current is assumed. At high powers the Q-factor is
also load dependent due to power loss to higher order harmonics [G]. Studies
of nonlinear operation are covered in Section 4.6.
Another common varactor ﬁgure of merit is the small-signal capacitive
tuning range,
Tlinear =
Cmax
Cmin
=
tj,max
tj,min
, (4.2)
where Cmax and tj,min are the capacitance and depletion region thickness
at zero bias, while Cmin and tj,max are at the punch-through or breakdown
voltage. This classical deﬁnition of tuning range lacks in the description of
tunability at high power levels.
A C(V) shape typical for a uniformly doped semiconductor layer is shown
in Fig. 4.1, with most of the tuning range concentrated in the low reverse
bias region. However, there are additional constraints on the tuning range
when superimposing a signiﬁcant voltage amplitude. For a varactor diode
the voltage waveform must not be allowed to enter the forward conduction
and reverse breakdown regions, as this leads to high DC power dissipation
and hazardous operation [127]. The waveforms in Fig. 4.1 indicate that the
eﬀective tuning range of the varactor quickly decreases with increasing voltage
amplitude. A deﬁnition of eﬀective tuning range (using two diﬀerent peak-to-
peak voltages) is used in [206] to explore epitaxial design trade-oﬀs. A simpler
deﬁnition of eﬀective tuning range is adopted here and in [E],
Teff (VRF ) =
Cmax,eff
Cmin,eff
=
C(−|VRF |)
C(VBD + |VRF |)
, (4.3)
where |VRF | is the superimposed voltage amplitude, and VBD the breakdown
voltage. The eﬀective tuning range is always lower than the small-signal tun-
ing range (|VRF | → 0). A simplifying assumption is made, i.e. that the large
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signal time-average capacitance equals the small-signal capacitance. Based on
nonlinear measurements this approximation is fair for smooth C(V) charac-
teristics [G]. However, depending on the application, e.g. narrowband ﬁlters,
the resulting detuning may be critical and both varactors and circuit topology
can be optimized to mitigate this [207].
A large eﬀective tuning range is intuitively achievable by realizing a ﬂat
C(V) at high reverse biases, to minimize the increase in Cmin,eff , together
with a slowly decaying C(V), to maintain high Cmax,eff . An complementary
way to improve the eﬀective tuning range, independent of varactor technology,
is to stack devices in anti-series conﬁguration. This eﬀectively halves the
voltage swing over both devices. Anti-series conﬁguration is also desirable
for its linearity beneﬁts [206, 208, 209]. The cost of stacking is a reduction of
absolute reactance, however, requiring larger devices which may result in yield
or parasitic problems.
The bulk properties of various semiconductor materials are shown in Ta-
ble 4.1. For SiC the 4H crystal polytype is listed as it has the highest electron
mobility, e.g. compared to the 6H and 3C polytypes, and 4H-SiC is used for
all device fabrication in this work.
Table 4.1: Semiconductor Bulk Properties (300K) [30,210,211]
Si GaAs GaN 4H-SiC
Eg (eV) 1.1 1.42 3.39 3.26
Ecr (MV/cm) 0.3 0.4 3.3 3.0
μn (cm
2/V s) 1350 8500 1405 1150
r 11.8 13.1 9.0 9.8
k (W/cm·K) 1.5 0.43 1.3 3.3-4.5
FOM limit1D (THz·V) 10 108 1217 823
The wide bandgap semiconductors (GaN and SiC) are seen to support
an order of magnitude higher critical electric ﬁeld (Ecr), due to their large
bandgap (Eg), compared to the more narrow bandgap materials (Si and GaAs).
The low-ﬁeld electron bulk mobilities (μn) at low doping concentrations are
comparable between the materials, except for the signiﬁcantly higher mobility
in GaAs. In 4H-SiC the mobility is anisotropic and highest parallel to the
crystal c-axis (the tabulated value) [211], which coincides with the intrinsic
varactor current transport direction. The mobility in GaN is often treated
as isotropic, supposedly due to the piezoelectric eﬀect [212]. For high power
devices, where device cooling is crucial, the excellent thermal conductivity (k)
of SiC is another reason for its use in DC power devices [213], and as substrates
for GaN HEMT epitaxy [30].
A varactor ﬁgure of merit FOM limit1D proposed in [204], which only consid-
ers material parameters, is listed in the table and given by,
FOM limit1D =
μnE
2
cr
4π
≥ VBD · Tlinear · fc,min = FOM1D, (4.4)
where fc,min is the cut-oﬀ frequency (where the Q-factor equals one) at Cmax.
According to this material properties set an upper limit for the product of
breakdown voltage, small-signal tuning range, and cut-oﬀ frequency (Q-factor),
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i.e. there is a trade-oﬀ between these quantities. The wide bandgap materi-
als are seen to feature a superior ﬁgure of merit. This is attributed to higher
critical ﬁelds, which enables higher drift layer doping concentrations and lower
series resistance for the same C(V). In reality (4.4) is a simpliﬁcation, as μn
and Ecr are doping dependent [211,214]. Furthermore, the ﬁgure of merit does
not consider eﬀective tuning range (the shape of the C(V)), but maximizes the
small-signal quantities. However, it emphasizes that the critical electrical ﬁeld
is a most important varactor material property.
The bulk material properties of SiC and GaN are similar. Conductivity
models for both materials, including incomplete ionization and crystal di-
rectional dependence [215], suggest the materials oﬀer comparable varactor
performance. However, the technology required to engineer tailored doping
proﬁles is more mature in SiC and a deciding factor in the choice of material
in [E,F]. Seemingly few publications speciﬁcally on SiC RF and microwave
varactors are otherwise reported in literature [216–218].
4.2 Epitaxial design
Varactor speciﬁcations were established in [215] for an intended DLM applica-
tion at 1GHz, to replace a commercial silicon device. The SiC varactor was to
be designed for a minimum breakdown voltage of −60V, a minimum eﬀective
tuning range of 2, and a series resistance lower than 1Ω for a device with
Cmin =2pF.
Various varactor C(V) functions, where analytical doping proﬁle functions
are assumed, have been investigated in literature. This includes the common
C(V)∝ (−V )−n functions [219] encompassing the abrupt (uniform doping,
n = 0.5, used in anti-series for low distortion [208, 209]) and hyper-abrupt
(graded doping, n = 2, used in VCOs for linear frequency control) varactor
types. The doping proﬁle for minimization of intrinsic series resistance versus
breakdown voltage is close to n = 2/3 [220]. Exponential C(V) functions have
also been found to have good linearity properties (IM3 cancellation), with
better eﬀective tuning range than the abrupt varactor types [206].
For the varactor in this work a parameterized polynomial C(V) function
was optimized numerically by employing a physically based device model to
meet the required speciﬁcations. C(V) and epitaxial design by numerical meth-
ods has drawbacks compared to analytical modeling, being slower to evaluate
and more diﬃcult to understand for various device trade-oﬀs. However, while
analytical expressions can give improved understanding they can only hint at
ﬁnal device performance. Limits on lithographical dimensions and the mini-
mum device parasitics can for instance aﬀect the optimal epitaxial design [221].
There are other practical constraints as well, e.g. area utilization, realizable
doping proﬁles, and epitaxial layer thicknesses for practical processing. Ulti-
mately, epitaxial optimization is often done by iterative investigation, which
allows for more complex (numerical) evaluation models.
The resulting C(V) from the work in [215] is shown in Fig. 4.2 and has a
cubic voltage dependence, saturating before punch-through. In typical DLM
networks the maximum voltage swing (at peak PA output power) occurs when
the varactor is biased at Cmin. It is therefore essential that the C(V) is ﬂat over
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Figure 4.2: Varactor C(V) and corresponding ND(x) doping speciﬁ-
cation developed in [215]. The spacer layer extends for 220 nm closest
to the Schottky contact. The doping minima around 1μm is the re-
sult of smooth C(V) saturation before punch-through. Electric ﬁeld
proﬁles are shown for three diﬀerent junction voltages (V − Vbi).
a large bias range to avoid an increase in Cmin,eff that will otherwise reduce
the dynamic range of the DLM network. A ﬂat, implying linear, C(V) behavior
at high power will also reduce the power loss to harmonic generation. This ﬂat
region is realized by making the breakdown voltage signiﬁcantly larger than
the punch-through voltage. The epitaxial design utilizes a uniformly doped
spacer layer nearest the Schottky contact, where the spacer thickness sets the
zero-bias per-area capacitance (per-area Cmax). Use of a spacer layer is prac-
tical as the diode on-resistance is irrelevant for a varactor. Appropriate choice
of spacer layer doping concentration ensures that the spacer layer is fully de-
pleted by the built-in junction voltage. Although it has been shown that a
delta-doping after an undoped spacer layer is more eﬀective at minimizing the
electrical ﬁeld [222], such a solution is more prone to epitaxial error. Further,
given that the spacer layer is the lowest doped part of the device, experienc-
ing the highest electrical ﬁeld, the spacer doping dictates the nominal device
breakdown voltage. A peak electric ﬁeld of 2.5MV/cm, equal to the critical
electrical ﬁeld at ND =10
16 cm−3 [214], is expected at the Schottky/spacer
interface for a bias of −220V. Traditional varactors are not operated beyond
punch-through and will typically feature a sharp C(V) kink at saturation. In
order to avoid the worst of this nonlinearity the C(V) smoothly levels out be-
fore punch-through [E]. This smoothing results in a concentration minimum in
the graded part of the doping proﬁle. If the cost of reducing the discontinuity
is deemed to high in terms of additional series resistance, the doping proﬁle
may be cropped [F].
Besides the improved eﬀective tuning range, the slow decay of the C(V)
reduces the device temperature sensitivity. A change in temperature eﬀec-
tively shifts the C(V) versus bias voltage, as the built-in junction voltage is
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Figure 4.3: Cross-section view of device fabrication steps: a) ohmic
recess and partial isolation etch, b) sacriﬁcial dry oxidation, c) ohmic
contact deﬁnition and annealing, d) Schottky contact deﬁnition and
ohmic contact protection, e) self-aligned Schottky mesa etch and iso-
lation completion.
temperature dependent. For an abrupt type of varactor, where much of the
tuning range is concentrated in a small reverse bias range, even small voltage
shifts can signiﬁcantly aﬀect the varactor capacitance at a ﬁxed bias. The SiC
varactor is therefore highly suitable for close integration in a PA, where the
temperature may change with time and become signiﬁcantly higher than room
temperature.
It should be emphasized that the epitaxial speciﬁcation in Fig. 4.2 is an
application-speciﬁc optimum. In another application operating the varactor
beyond punch-through may not be necessary, or the eﬀective tuning range
requirements may be diﬀerent. This allows for other design trade-oﬀs, e.g. in
breakdown voltage and losses.
4.3 Fabrication
Varactor development has involved 2” semi-insulating Si-face 8◦ oﬀ c-axis 4H-
SiC substrates with tailored epi grown at Linko¨ping University (LiU) [E] and
Norstel AB [F]. Fabrication, as described in this section, mostly corresponds
to that in [F]. The substrates are typically diced into 16mmx16mm chips and
cleaned in standard RCA1 (H2O:H2O2(30%):NH4OH(25%) 5:1:1) and RCA2
(H2O:H2O2(30%):HCl(37%) 6:1:1) solutions with an intermediate HF (10%)
dip. Nickel is used heavily throughout the fabrication process as a CHF3 reac-
tive ion etching (RIE) mask, having a 1:20 etch ratio to SiC. Photolithography
is used for all pattern transfer processes. A Ni mask is patterned for recessing
down to the high doped access layer (Fig. 4.3 a). Recesses are formed for ohmic
contacting and partial device isolation, originally two separate etch steps in
[E]. This merging is possible when the high doped access layer thickness is
thinner than the depletion layer. Isolation is only partial, as the full isolation
is completed during the subsequent self-aligned Schottky mesa etching step. A
sacriﬁcal oxide is grown by thermal dry oxidation at 1240 ◦C under the ﬂow of
N2O gas for 6 hours. This results in approximately 40 nm of SiO2, consuming
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20nm of SiC (Fig. 4.3 b). A precleaning using trichloroethylene (TCE) is used
to release Cl− ions into the quartz furnace, binding detrimental ions such as
Na+ and K+, which improves the oxide quality by reducing the number of
near interface traps [223, 224]. Nickel metal contacts (1200 A˚) are patterned
to overlap the ohmic recesses by 1μm (Fig. 4.3 c), following a 1min HF dip.
Annealing in an Ar atmosphere for 5min at 1000◦C results in ohmic con-
tacts. Schottky contacts (500A˚/200A˚/2000A˚/700A˚ Ni/Pt/Au/Ni) are then
evaporated (Fig. 4.3 d), where nickel with its higher metal work function sub-
stitutes the titanium Schottky in [E] to reduce the leakage current [221]. Prior
to the Schottky metal evaporation another 1min HF dip is performed. It
is reported that this sacriﬁcial oxide method can nearly unpin nickel on 4H-
SiC [225]. The Schottky metal stack is simultaneously evaporated on top of
the annealed ohmic contacts as etch protection, done in a separate evaporation
step in [E]. The entire chip is etched by RIE, with the contact metal stack
Ni top-layer working as an etch mask (Fig. 4.3 e). This results in self-aligned
Schottky contact mesas with sharp side-walls, completing the partial device
isolation commenced earlier in the process. Self-aligned mesas are intended
as an edge termination technique, conﬁning the electric ﬁelds laterally, pre-
venting locally higher ﬁelds, and making the depletion region expand more
one-dimensionally. A side-eﬀect of the process is the unconventional topology
surrounding the ohmic contacts. To avoid yield issues evaporation of the 1st
metal layer in [E,F] is best skipped as the device topography makes lift-oﬀ
diﬃcult at this stage. Electrodes, pads, and air-bridges to the Schottky anode
contacts are ﬁnally electroplated with 3μm gold.
4.4 Layout and physical device modeling
Devices fabricated in this work typically feature an interdigitated layout, where
Schottky (anode) and ohmic (cathode) ﬁngers are interleaved in order to reduce
the parasitic series resistance. A cross-section view of a single device Schottky
ﬁnger, with one of its adjacent ohmic ﬁngers visible, is shown in Fig. 4.4.
All major device layout dimensions and semiconductor resistance components
have been indicated. The unique topology surrounding the ohmic contact is
the result of the self-aligned fabrication process.
The bias dependent drift resistance through the undepleted part of the
epitaxial depletion layer is calculated using a conductivity model for SiC,
Rdrift(V ) =
1
W · L
∫ tj(V )
tdepl
1
σ(ND(x), T, θ)
dx, (4.5)
where W is the width of the Schottky ﬁnger, L the length of the ﬁnger, tdepl
the thickness of the depletion layer with doping proﬁle ND(x), and σ(ND, T, θ)
the doping, temperature, crystal direction dependent SiC conductivity. Specif-
ically, the conductivity model in [226] is used together with the mobility model
in [211].
Incomplete ionization is an important consideration in wide bandgap phys-
ical modeling. The donor (acceptor) impurity energy levels are typically much
further from the conduction (valence) band than in narrow bandgap materi-
als. Given that the required excitation energy is large for these deep levels,
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Figure 4.4: Cross-section view showing the main device layout pa-
rameters and semiconductor series resistance components.
only a fraction of the impurity atoms are ionized at room temperature. This
incomplete ionization decreases the number of free electrons, which must be
considered when modeling the material conductivity [226].
The parasitic access resistance in the high doped buried layer is not calcu-
lated by a conductivity model due to degenerate doping, but from sheet and
ohmic contact resistances extracted from TLM measurements, and is given by,
Raccess =
(
Rcontact
L
+
Rsheet
L
(
D +
W
6
))/
2, (4.6)
where Rcontact is the ohmic contact resistance (Ωmm), Rsheet the sheet resis-
tance of the high doped buried layer (Ω/sq), and D the anode-cathode contact
spacing. The spreading resistance under the Schottky mesa extends the eﬀec-
tive anode-cathode distance [227]. Etching is assumed perfect, i.e. tetched = 0
and Retched = 0. Given two adjacent ohmic ﬁngers, the access resistance is
halved by the factor of 2.
The electroplated (gold) electrodes running along the length of the ﬁngers
are not shown in Fig. 4.4. Metallization resistance, assuming a uniform current
distribution [G], is given by,
Rmetal(ω) =
L
tmetal · σmetal
(
f(ω,W )
2W
+
f(ω,Wohm)
4Wohm
)
, (4.7)
where σmetal is the metal conductivity, tmetal the metal thickness, and f(ω)
describes frequency dependent skin depth and proximity eﬀects [228]. Only
the frequency dependent skin depth eﬀect is considered here.
The total varactor series resistance is therefore both bias and frequency
dependent,
Rs(V, ω) =
Rdrift(V ) + Raccess + Rmetal(ω)
N
, (4.8)
where N is the number of Schottky ﬁngers.
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Figure 4.5: Equivalent circuit of the physically modeled varactor.
−200 −100 0
10−14
10−12
10−10
10−8
10−6
10−4
10−2
Bias (V)
Cu
rre
nt
 (A
)
0 0.5 1
10−14
10−12
10−10
10−8
10−6
10−4
10−2
Bias (V)
Figure 4.6: I(V) characteristics for a single ﬁnger device of the down-
scaled layout in [E]. The Schottky metal is titanium with ideality
factor ≈ 1.
The self-aligned Schottky mesa fabrication process ensures that the var-
actor depletion layer is relatively one-dimensional and Cdepl is solvable from
Poisson’s equation. The equivalent circuit topology for the device is shown
in Fig. 4.5. Empirical device modeling for circuit simulation, such as that
presented in [h], also considers reactive parasitics, e.g. series inductance, pad
capacitance, and parallel parasitic capacitance.
4.5 Characterization
Four-point resistance measurements on dedicated TLM structures allows for
extraction of sheet and contact resistances. Despite excellent tailored epitaxy
the sheet resistivity of the LiU material [E] is non-uniform with Rsheet≈ 380–
1400Ω/sq and Rcontact≈ 0.3-0.5Ωmm. The uniformity of the Norstel material
[F] is excellent, with Rsheet≈ 100Ω/sq over an entire 16 mm x 16 mm chip.
Contact resistivity on this material is not reliably extracted, however, due to
the optimized varactor fabrication process making the realized TLM structures
non-ideal [F].
DC measurements in the reverse and forward directions for a single-ﬁnger
5μmx400μm device [E] is shown in Fig. 4.6. The Schottky ideality factor
is close to unity. It is important that the leakage current remains low, given
the high voltage operation. The DC power dissipation should be insigniﬁcant
to not cause loss or aﬀect long-term device reliability. The breakdown of this
particular device is −160V. A breakdown study of 17 diﬀerent devices from
[E] is shown in Fig. 4.7. Although typically in excess of −100V, in this early
batch signiﬁcant spread in the breakdown voltage is observed.
Auto-probed DC measurements of the latest batch of devices on Norstel
[F] material is shown in Fig. 4.8. The ﬁgure shows the leakage current at
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Figure 4.8: Leakage current auto-probed across an entire chip (ma-
terial [F]), where 90% of the devices have a leakage current less than
0.5 mA at −100 V.
−100V, both as mapped spatially over the chip (Fig. 4.8 (a)) and summarized
in a histogram (Fig. 4.8 (b)). Devices with various layouts (5–14μm wide
with 1–14 ﬁngers) are included on the chip, with layouts being identical along
rows. These results therefore indicate no apparent correlation between device
layout and yield. Device yield, deﬁned as less than 0.5 mA of leakage current
at −100 V, is 90%. A SEM image of a 14-ﬁnger Cmin = 3 pF device is shown
in Fig. 4.9.
Devices are typically characterized in two-port series coplanar conﬁguration
by on-wafer vector network analyzer (VNA) measurements. In the low-GHz
frequency range the devices can be represented by a Π-network [10], where
capacitance, resistance and Q-factor are extracted from −1/Y12. This is simi-
lar the procedure adopted in [G]. A comparison between identical layout LiU
[E] and a Norstel [F] material devices is shown in Fig. 4.10. It is seen that
the per-area capacitance of the Norstel material is higher than for the LiU
materal. This implies a reduction in intrinsic series resistance and a lower
breakdown voltage. The device breakdown performance has yet to be charac-
terized, but is nominally calculated to −150V. From the corresponding plot
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Figure 4.9: SEM image of a fabricated 14-ﬁnger device for hybrid
circuits (Cmin≈ 3 pF). Inset: closeup of anode air-bridges.
Table 4.2: Comparison with other diode varactors.
Ref. Tuning 4:1/3:1/2:1 Punch- Break- Qmin /
Range Bias (V) thr. (V) dn. (V) Qmax
[218] SiC 2GHz 5.6:1 1 / 2 / 6 15 40 8 / 45
[230] GaAs 2GHz 9:1 5 / 7 / 9 15 28 22 / 150
[229] GaN 1GHz 5:1 2 / 3 / 9 – 120 – / 35
[E] SiC 2GHz 6:1 8 / 18 / 30 60 150 20 / 160
[F] SiC 2GHz 6:1 8 / 15 / 26 50 >100 34 / 600
of normalized capacitance, the eﬀective tuning range of the Norstel material
is slightly reduced compared to the LiU material, as the 2:1 tuning bias has
shifted from −30V to −26V. The excellent access layer (Rsheet = 100 Ω/sq),
however, approximately doubles the Norstel device Q-factor. Successful epi-
taxial engineering in both materials has distributed the C(V) in a non-abrupt
way, enabling high eﬀective tuning range. The Q-factor is competitive com-
pared to other published junction varactors [E] and the eﬀective tuning range
(4.3) shown in Fig. 4.11 is the largest of the devices when the RF amplitude
exceeds 5V. This highlights that the shape of the C(V), not merely a high
breakdown voltage (e.g. the GaN varactor [229]), is important for tunable
microwave power applications. A comparison of varactor performance is given
in Table 4.2.
In [F] island type layouts are evaluated and compared to interdigitated.
The normal interdigitated layout divides the varactor current equally between
two adjacent ohmic ﬁngers, eﬀectively halving the parasitic series resistance.
On the same notion, the resistance is more than halved again by forming square
Schottky mesa islands, interconnected by air-bridges, surrounded by ohmic
contacts on all sides. This layout has a poorer active area utilization however
(by a factor of 4). Devices with 14/7/5μm wide Schottky contacts (total
Schottky areas of 784/784/800μm2), with 7/7/5μm wide ohmic contacts, and
a contact spacing of 6/4/4μm, were fabricated in both ﬁnger and island layout
forms. SEM images of the six layouts are shown in Fig. 4.12. Extracted C(V),
Q-factors, and R(V) for the devices are summarized in Table 4.3. The island
54 CHAPTER 4. SIC VARACTORS FOR DYNAMIC LOAD MODULATION
−60 −40 −20 0
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
Bias (V)
Ca
pa
cit
an
ce
 (fF
/μm
2 )
 
 
Norstel
LiU
−60 −40 −20 0
0
1
2
3
4
5
6
Bias (V)
N
or
m
al
iz
ed
 C
ap
ac
ita
nc
e
1 2 3 4 5 6
101
102
103
Normalized Capacitance
Q−
fa
cto
r (
2 G
Hz
)
Figure 4.10: For identical devices on Norstel and LiU materials,
Left: C(V), Middle: Cmin-normalized C(V), Right: Q-factor versus
normalized C(V).
0 10 20 30 40 50 60 70 80
0
1
2
3
4
5
6
7
8
9
Voltage Swing (V)
Ef
fe
ct
ive
 T
un
in
g 
Ra
ng
e
 
 
This work
SiC
GaAs
GaN
Figure 4.11: Eﬀective tuning range of [E] at ﬁxed voltage swing,
compared with other references: SiC [218], GaAs [230], GaN [229].
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Figure 4.12: From the top row and down: SEM images of 14μm-,
7μm-, and 5μm-wide ﬁnger and island devices of comparable Schottky
contact area.
Table 4.3: Comparison between interdigitated ﬁnger (f) and island
(i) type device layouts (Q-factor at 2GHz)
Device Tlinear Q(0V) Q(3:1)
C(-70V)
(fF/μm2)
R(0V)
(Ω)
R(-70V)
(Ω)
14 μm (f) 5.6 18 35 (-16V) 0.10 9.7 4.9
14 μm (i) 5.3 29 53 (-15V) 0.12 5.7 1.9
7μm (f) 5.6 33 63 (-15V) 0.11 5.2 1.6
7μm (i) 4.8 42 73 (-13V) 0.14 3.7 0.7
5μm (f) 5.5 34 64 (-15V) 0.11 4.9 1.4
5μm (i) 4.6 44 73 (-11V) 0.16 3.1 0.5
layouts reduce the parasitic series resistance R(−70V) by ≈ 60%. The high
R(0V)/R(-70V) ratios of some layouts suggest the devices are approaching
intrinsic Q-factor performance. However, the parasitic parallel capacitance
between air-bridges and ohmic contacts counteracts this reduction in series
resistance and there is no Q-factor gain when scaling from the 5μm to the 7μm
island layout. In fact, this scaling also decreases the allowable RF amplitude
at the 3:1 tuning ratio from 13V to 11V.
4.6 Nonlinear varactor characterization
The varactors fabricated in this work are intended for use in high power cir-
cuits. However, the device characterization in Section 4.5 is limited to DC and
S-parameter measurements. To study varactor operation under large-signal
conditions, active source- and load-pull measurements are performed in [G].
Speciﬁcally this allows for the capture of device current and voltage waveforms
at the ports under varying power and circuit loading conditions. This informa-
tion can be used for circuit design purposes and to study eﬀects of harmonic
generation and power-loss by nonlinear C(V) and R(V). These measurements
may also serve as a veriﬁcation of nonlinear device models.
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Figure 4.13: Schematic of measurement setup used to perform multi-
harmonic active source- and load-pull.
In [G] the main focus is to determine the Q-factor under nonlinear distor-
tion and to explore an alternative way of extracting the bias dependent drift
layer resistance. A modiﬁed version of the active load-pull system in [132] is
used for the measurements. An LSNA (Maury/NMDG MT4463) measures the
harmonic content of incident (a1, a2) and reﬂected (b1, b2) voltage waves in a
calibrated reference plane at the probe tips. A schematic of the measurement
system is shown in Fig. 4.13. A single signal source is used to generate the
fundamental frequency (f0). This signal is then split and a doubler is used
to generate the second harmonic signals (2f0), with perfect phase coherence.
Fundamental and second harmonic signals are combined by ﬁlters and injected
outside the reﬂectometers. Vector modulators, capable of controlling ampli-
tude and relative phase of the injected signals, are used to produce desired
harmonic load impedances at the ports. Synthesizing the port-1 (source) and
port-2 (load) impedances is an iterative procedure handled by an optimization
routine to simultaneously satisfy,
Γ1,2 =
a1,2
b1,2
, Γ2,1 =
a2,1
b2,1
, Γ2,2 =
a2,2
b2,2
, (4.9)
where a1,2 and b1,2 are the port 1 second harmonic, a2,1 and b2,1 the port 2
fundamental harmonic, and a2,2 and b2,2 the port 2 second harmonic voltage
waves. A harmonic impedance environment can thereby be presented to the
DUT while measuring the port voltage and current waveform response.
A single ﬁnger coplanar abrupt SiC varactor, fabricated on a uniformly
doped Cree material, is characterized in [G]. An equivalent circuit topology
for the device under reverse bias is shown in Fig. 4.14. Short-circuiting port
2 at the fundamental harmonic, using the active load-pull system, eliminates
the parasitic pad capacitance Cp2. The fundamental varactor current Iv,1 then
equals the negative fundamental port 2 current I2,1, eﬀectively eliminating Cp1.
Zeq =
V1,1
−I2,1
= Req +
1
jω0Ceq
, (4.10)
where V1,1 is the port 1 fundamental harmonic voltage, Req and Ceq are the
equivalent resistance and capacitance, respectively. At low power Req is should
converge to the drift layer resistance Rdrift(V ) in (4.5).
S-parameter measurements are used to extract the series inductance Ls,
while Ccoupl and Rsch are assumed negligible. A Q-factor expression valid in
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Figure 4.14: Equivalent circuit of the device, when reverse biased.
the presence of nonlinear distortion is derived,
Q = Im
(
V1,1I
∗
2,1
2
+
jω0Ls|I2,1|
2
2
)/
Re
(
V1,1I
∗
2,1
2
)
. (4.11)
This expression encompasses the linear Q-factor expression in (4.1) when the
available power is low. However, as the available power increases more power
is lost to the generation of higher order harmonics. The total varactor power
loss therefore equals, based on energy conservation, the sum of resistive power
loss and power delivered out of the varactor at all higher order harmonics,
Ploss = PRs,1 +
∞∑
n=2
(
PRs,n +
M∑
m=1
|Re(Pm,n)|
)
, (4.12)
where m is the port index, M the number of ports, |Re(Pm,n)| the delivered n
th
harmonic power at the mth port. Ploss must equal the delivered fundamental
power |Re(P1,1)| at port 1. The resistive power loss is given by,
PRs,n =
1
2
Rs,n|Iv,n|
2, (4.13)
where Iv,n is the n
th harmonic current through the varactor, and Rs,n is the
nth harmonic frequency (e.g. skin depth [228]), bias, and power dependent
series resistance component. The harmonic varactor currents Iv,n are the
result of the circuit loading at (possibly) all higher order harmonics, e.g. due
to the harmonic generation and mixing by the device nonlinearities. Using
the active source- and load-pull system it is therefore possible to study the
Q-factor dependence on the second harmonic loading conditions.
The device was fundamentally short-circuited at port 2, with higher har-
monic port impedances set by the system (≈ 50Ω). Equivalent resistance
and capacitance versus bias at 3GHz, when sweeping the available power, are
shown in Fig. 4.15. Both Ceq and Req are seen to increase with increasing
fundamental voltage amplitude, especially when the varactor is biased in the
most nonlinear region of the C(V). This leads to an increase in the generation
of higher order harmonics and the Q-factor decreases. This type of capacitance
shift can also lead to circuit detuning [207].
The results in Fig. 4.15 are speciﬁc to the loading at all harmonics. An
equivalent circuit of the varactor at the second harmonic, pumped at the fun-
damental, is shown in Fig. 4.16. The intrinsic varactor junction is loaded by
Ls, Rs,2, and the pad capacitances in parallel with the controllable second
harmonic port impedances. Sweeping ∠(ΓL,2 = 1) (see Fig. 4.16) results in
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Figure 4.16: Equivalent varactor circuit at the second harmonic.
the Ceq and Q-factors shown in Fig. 4.17 (left). At 158
◦ the equivalent second
harmonic frequency resonates, causing the Q-factor to drop. When the varac-
tor is tuned, the resonance phase will change. In Fig. 4.17 (right) all values of
ΓL,2 causing resonance are highlighted. This device speciﬁc region should be
avoided in tunable network design.
Varactors feature inherently nonlinear behavior aﬀecting tunable network
performance. In DLM PAs there is reason to examine bias and load networks
to avoid degrading resonant eﬀects. The low loss and high power tunable SiC
varactor technology presented in this chapter, combined with an understanding
of nonlinear behavior, are contributions towards improved frequency agility
and eﬃciency in high frequency systems and wireless transmitters.
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Figure 4.17: Left: Q-factor and Ceq versus purely reactive ΓL,2.
Right: device ΓL,2 region to avoid in a tunable network at 3GHz.
Chapter 5
Conclusions
This thesis work contributes theory and technology to the development of
wideband and high eﬃciency transmitters to meet future wireless capacity
demand at reduced cost and environmental impact.
There are diﬀerent ways to implement eﬃciency enhanced transmitters,
each with diﬀerent merits depending on application constraints. In this thesis
diﬀerent solutions, such as wideband resistive loading suitable for envelope
tracking, varactor-based dynamic load modulation, and dual-RF input active
load modulation, are evaluated and developed. Common to all is the use
of simpliﬁed transistor modeling to enable understanding of the operational
principles. This is especially important in order to determine how key tran-
sistor technology parameters aﬀect ampliﬁer performance, such as operating
frequency, output power, eﬃciency, and bandwidth. Indeed, although the
demonstrators are realized in wideband and high power GaN HEMT tech-
nology, translation of results to a diﬀerent technology or speciﬁcation should
therefore be straightforward.
High power microwave frequency DLM ampliﬁers, involving an interplaying
varactor device, introduces an additional semiconductor technology challenge.
Development of a suitable varactor in wide bandgap SiC, by tailored epitaxial
design, enables the realization of a device with low loss and large eﬀective tun-
ing range. Theoretical analysis of transistor class-J DLM operation exposes
the relationship between transistor technology and tunable load network re-
quirements. This is a step away from typical empirical design, as load network
topologies can be proposed in a power-scalable and bandwidth conscious way.
It clearly appears that varactor eﬀective tuning range critically limits ampli-
ﬁer output power and frequency tunability. Further, the demonstrators in
this work successfully prove the scalability the of DLM concept towards macro
base station power levels. These results also highlight that limited Q-factor
of components other than the varactor in the load network, e.g. transmission
lines or inductors, may limit the ﬁnal eﬃciency enhancement.
Dual-RF input PA transmitters can be made both wideband and highly eﬃ-
cient. The additional degree of freedom oﬀered by two independent RF-inputs,
compared to a single-ended implementation, enables optimum output current
shaping to ensure eﬃcient active load modulation over large bandwidths. Ig-
nored in common theoretical treatments, nonideal higher harmonic conditions
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and transistor parasitics are major obstacles to realize truly wideband imple-
mentations. Optimizing a dual-input PA in a nonlinear circuit simulator is
diﬃcult, given the large number of input conditions, operating frequencies,
bias conditions, and combiner parameters to evaluate. However, the simpliﬁed
transistor models and linear multi-harmonic calculations presented in this the-
sis work facilitate such optimization. The validity of this approach is proved
by the realization of an unprecedented back-oﬀ eﬃciency enhanced dual-input
GaN demonstrator with 100% fractional bandwidth.
This thesis presents important contributions to improve the performance
of wireless systems. Although the focus has been on base station transmitters,
the results are clearly applicable to related wireless applications such as radar,
sensing, or jamming. The varactor developments in particular are relevant to
all systems that may beneﬁt from reconﬁgurability, including receivers.
5.1 Future work
DLM transmitters present challenges and research opportunities. Theoretical
development of frequency reconﬁgurability is an important next step. Another
ambitious goal, supported by preliminary simulations, could be to extended the
high eﬃciency (>50% PAE) OPBO dynamic range towards 10–13 dB by the
minimization of load network losses. Wider signal bandwidths, approaching
100 MHz LTE-A, is another potential target which undoubtedly will require
focusing on linearity and bias network design.
There are plenty of opportunities in fundamental varactor research. Spe-
ciﬁc to the SiC varactor in this work, studies on the eﬀectiveness of self-aligned
edge termination, stress testing, long-term reliability, and layout scaling stud-
ies are of interest. The later may require development of more accurate Q-
factor measurement methods (for Q  100). With relatively high yield in the
current process, fabrication of larger devices and stacked conﬁgurations are
highly relevant. For non-dynamic applications, integration of mesa resistors
for bias decoupling would be useful. The present varactor design is no global
optimum and improved epitaxial design could, with the tools presented in this
thesis, be carefully derived for a given DLM application.
Dual-RF input ampliﬁers show great potential. Realization of demonstra-
tors for higher PAPR signals and the evaluation of alternative load network
topologies are of interest. Suitable DPD methods should also be developed to
prove the transmitter functionality. Related, digital bandwidth could possibly
be introduced as a constraint in circuit optimization/post-processing.
There are other open transmitter research problems. Concurrent multi-
band operation does not guarantee proper eﬃciency enhancement functional-
ity, warranting fundamental architecture research. Digital processing power
consumption aﬀects the overall eﬃciency as the transmitter power level is
downscaled. Reducing the digital load by improving raw architecture linearity
is relevant. Further, to eliminate the need for output isolators, especially in
future MIMO-type arrays, it might be possible to handle output mismatch in
combination with DLM.
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